CSEE-4840 Audio Visualizer

Manas Pange, Yaagna Modi, Gaurav Agarwal, Max Lavey

Project Specifications

- The goal of our project is to capture notes from piano and then do FFT on the input data to identify the note that is being played.
- We are using HIYANCO microphone and connecting it to 'mic in' input port on FPGA board.
- Convert the analog data into the digital data and save it in an output buffer.
- □ The sampling rate is 48 kHz.

Block Diagram





				Platform Des	igner - soc_system.c	sys* (/homes/user/stud/fall23	3/ykm2110/Downloa	ids/hardwarefile	s-20240515T000050Z	2-001/hardwarefile	es/soc_s	system.qs	ys)			×
Eile Edit System Generate View Tools Help																
📂 IP Catalog 💠 🗕 🖻	5 0 1	System	n Conte	nts 🕴 Address Map	8 Interconnect R	equirements 🕴										- d' 🗆
			🦷 S)	stem: soc_system P	ath: vga_driver											
Project				Connections	Name 3 dRs 0 clk, (u) reset clk clk clk clk clk clk clk clk	Description Description Clock Source Clock Source Anna Wichiome V Hard Proce Conduct Reset Output Reset Opdition Conduct Conduct Conduct All Marter Clock Rupt All Marter Interrupt Receiver Interrupt Receiver Interrupt Receiver Interrupt Receiver Interrupt Receiver Interrupt Receiver Interrupt Receiver Clock Rupt Conduct Conduct Conduct Conduct Conduct	Export Citk reset Double-citk to Double-citk to Dou	Clock Clock ck_0 ck_0 ck_0 ck_0 ck_0 ck_0 ck_0 ck	Base Ing Ing 0x0004_0000	0 IR 0 IR 0.0007_fff	2 31		Tags	Oprode Name		
New Edt * Herarchy * Device Family		N	• •		key filter_out raw_data ⊟ filter_O clock reset filter_signal_out filter_input	Conduit Conduit Conduit filter Clock Input Conduit Conduit Conduit	key Double-click to Double-click to Double-click to Double-click to Double-click to Double-click to	[clock] [clock] [clock] [clock] [clock] [clock] [clock]								
Size Size <t< td=""><td></td><td>the sta</td><td></td><td>Current filter:</td><td>clock reset avalon_slave_0 vga</td><td>(lock input Reset Input Avalon Memory Mapped Slave Conduit</td><td>Double-click to Double-click to Double-click to yga</td><td>clk.0 [clock] [clock] [clock]</td><td>© 0x0000_0000</td><td>0x0003_ffff</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		the sta		Current filter:	clock reset avalon_slave_0 vga	(lock input Reset Input Avalon Memory Mapped Slave Conduit	Double-click to Double-click to Double-click to yga	clk.0 [clock] [clock] [clock]	© 0x0000_0000	0x0003_ffff						
← dB clk_0	100															
← ⑮ hps_0		= Messa	ges 🛛	P. II												- 8, 6
9 ID vga_driver		Туре	2 infe	Path Messages							Mess	sage				
► avalut_stave_0	1	0	SOC S	vstem.hps 0 HP	S Main PLL counter se	ttings: n = 0 m = 73										
← ► reset		0	soc s	ystem.hps 0 HP	S peripherial PLL coun	ter settings: n = 0 m = 39										
e ► vga ► Connections																
0 Errors 0 Wornings															Cor	arata UDI Einich

Audio Codec

	sound.tx
-1139	
-1139	
-1139	
-1139	
-1139	
-610	
-610	
-610	
-610	
-610	
-610	
-610	
-610	
-610	
-610	
-610	
-93	
-93	
-93	
_93	
_93	
_93	

The microphone connected to the FPGA provides analog data.

Then the CODEC takes this data and converts it into digital data.

Verification of CODEC

- After integrating the CODEC and input analog data we connected CODEC's output to the speakers.
- By doing this we verified that the CODEC is working as expected.
- We saved the digital data to a buffer and saved the buffered data in a text file.
- Performed FFT on the data saved in txt file so as to verify that we are getting the right data and accuracy is good.

Hardware-Software Interface

- The hardware of the DE1-SoC board interacts with the software logic to achieve its functionality.
- Writing driver or interface code, controlling memory access, and setting up peripherals are all part of this.
- Following the computation of the note detection, the software modifies the contents of the notes and frequency.
- This is done via a kernel program to the DE1-SoC board's registers.
- The VGA display is updated by the hardware once it reads the data from the registers.

FFT Algorithm

- The software will interface with the hardware and get the buffer data.
- Within the C program, audio samples are accumulated and stored in a time series array. They are then put though the FFT in software with a sampling frequency of 48kHz with 8192 bins.
- From this FFT output array, we are able to search the array for the index of the largest magnitude.
- This frequency is then plugged into a lookup table, where the corresponding note being played is understood.

VGA Interface

- We created custom sprites by drawing the pixel art for them.
- □ The image size is 32x32 pixels.
- □ These .txt files are read by Quartus to create ROM modules.



9

Note Detection and Display

The VGA portion of the software, takes the identified note and determines the associated sprite, and note frequency to be sent back to the hardware.

