



*Kiryl Beliauski (kb3338), Patrick Cronin (pjc2192), & Dan Ivanovich (dmi2115)*

*CSEE 4840 at Columbia University, Spring 2024*


# Table of Contents

1. [Abstract](#)
2. [Design Overview](#)
3. [Hardware Design](#)
  - a. [Input](#)
  - b. [Graphics](#)
  - c. [Audio](#)
4. [Software Overview](#)
5. [Results and Performance](#)
6. [Lessons Learned](#)
7. [Complete File Listing](#)

# Abstract

For our final project, we chose to recreate a level from Activision's Guitar Hero, using their original controller hardware with our FPGA. Our project had four main components: 1) the guitar controller 2) VGA graphics 3) game logic/software 4) audio. While nowhere near as polished as the original game, we were able to reproduce the core gameplay for a single level. Unfortunately, difficulties with campus access meant we were unable to get the audio component fully working in time, but the final results of the other components are robust and complete. We made hardware modifications to the controller, designed and implemented custom hardware modules in Verilog for processing the controller input and outputting to VGA, custom kernel modules to communicate with these modules, game logic, a custom sprite-rendering system, and a small set of development tools to automate tedious parts of the development process. We even implemented a complete emulation system that allowed us to develop graphics and gameplay without access to the lab — the full game is completely playable in emulation.

# Design Overview



# Hardware

## INPUT (Patrick)

### 1. Guitar Adapter Modding

In order to create the controller we salvaged a vintage wii guitar hero controller. I then opened the controller and saw that the circuit was a very simple set of switches. When one of the colored buttons on the controller is pressed, the compression pushes down a metal piece that closes the circuit. After testing the functionality in the EE lab, I soldered wires to each of the note pins, and soldered an additional wire for the input power.



Then, I drilled a hole in the guitar and threaded long wires out to be used as a connecting cable to the FPGA.

## 2. Note Reader Hardware Module

In order to send the signals from our guitar to the linux operating system we needed a hardware driver to interface with the avalon bus. The Wires carrying the input from the guitar controller are connected to GPIO pins on the FPGA. So the note reading module must read these inputs and send them to the avalon bus to be stored in memory. To design the hardware file, I started by



creating a simple Verilog file that connects GPIO pins to the LEDR outputs, pictured below. I was able to successfully test my guitar inputs by seeing the lights change when I pressed the buttons, I was able to guarantee that the controller was working as expected. I then referenced the Avalon® Interface Specifications, and learned how to handle read requests coming from the avalon bus. When a read and chip select signal are read as inputs, the hardware module assigns the value of each of the 6 inputs from the guitar to the first 6 bits of the `readata[7:0]` signal. This readdata is read in by the avalon bus and then stored in a register file to be accessed by the software.

## GRAPHICS (Dan)

### 1. VGA Framebuffer

I wanted as much of the graphics as possible to be handled by C, not Verilog, to avoid the long compilation times of lab 3. Thus, I decided to re-create the functionality of the DE1-SOC's built-in `/dev/fb0` device. In order to significantly reduce our usage of embedded memory, I made two major optimizations over `/dev/fb0`. First, only the 150-pixel-wide strip down the middle of the screen can be controlled by the framebuffer. All of the gameplay of the level itself occurs in 5 columns of notes, each of which is a 24 px by 24 px sprite. This meant 150 pixels of width was enough to draw 5 24-pixel-wide columns of notes, with 3 pixels of horizontal margin per column. Second, the R, G, and B values of each pixel are not directly stored in the framebuffer. Instead, each pixel is represented by a 6-bit number and explicitly mapped to an RGB value hard-coded in a switch statement used as a LUT. This supports a color palette of up to 64 colors, which ended up being more than enough for our project.

The VGA framebuffer takes in 32-bit `writedata` from the Avalon bus. As our memory module (see the VGA Memory section below) required a 17-bit address and the Avalon bus wouldn't support an address of that width or a 6-bit `writedata`, I decided to combine the two into `writedata`. Thus, the VGA framebuffer ignores the address field and takes in 32-bit `writedata` of this format: {9 unused bits, 17-bit pixel number, 6-bit pixel data}. In every clock cycle, if the framebuffer is written to, the 6-bit pixel data value at `writedata[5:0]` is written into the memory module at address `writedata[22:6]`. In an `always_comb` block, if the current pixel falls within the 150-px wide strip, the 6-bit value stored at that pixel's address in memory, `pixel_data`, is read from memory and an RGB output value is assigned based on the switch statement LUT.

### 2. VGA Memory

The VGA memory module, `vga_mem`, is simply adapted from the Synchronous Memory module discussed in lecture. It takes 17-bit read/write addresses and takes/outputs 6-bit data. The memory itself is represented by `logic [5:0] data[122775:0]`. The rationale for 6-bit data was previously described — it gives us a 64-color palette. The addresses are 17 bits, as I just went with the simplest way of addressing a specific pixel: `address = {pixel_y, pixel_x}`, where `pixel_y` is a 9-bit value (our largest Y value, 479, is representable in 9 bits) and `pixel_x` is an

8-bit value (our largest X value, 149, is representable in 8 bits). This gives us a largest-possible address of  $\{479 = 111011111, 149 = 10010101\} = 1110111110010101 = 122773$ , which will fit in our `data[122775:0]`.

Our total memory usage:

$$122776 \text{ chunks} \times 6 \frac{\text{bits}}{\text{chunks}} = 92082 \text{ bits} \approx 92 \text{ kB}$$


The original framebuffer's memory usage:

$$(480 \times 640) \text{ pixels} \times 3 \frac{\text{Bytes}}{\text{pixel}} = 921600 \text{ Bytes} \approx 921 \text{ kB}$$


This is a huge (10x) optimization over `/dev/fb0`

## AUDIO (Kiryl)

### 1. CODEC




The CODEC of the board (WM8731) is configured using the I2C protocol. We have several VHDL files, specifically i2c.vhd, aud\_gen.vhd, and audio\_codec.vhd, which control several Altera IP blocks like PLL and the On-Chip Memory blocks. All of these blocks are then wrapped using a wrapper Audio Codec block that was made by us to ease the use of it with other modules of the whole project (like Patrick's Note Reader Module).




I2C Protocol

The CODEC is configured in the following 3 ways:

1. Slave mode. This allows our CODEC to receive all the necessary signals like main clock, interface clock, DAC synchronization, and actual audio data from the FPGA.
2. USB mode. Here we set it up to use the frequency of 12MHz to generate a sample rate of 48 ks/s.
3. PCM-mode audio interface. It is configured in the aud\_gen.vhd file.




BLCK, DACLRC, DACDAT are provided by FPGA in Slave Mode



PCM

## 2. Audio File (Kiryl)

The audio file is stored on the on-chip memory, so it has to be preprocessed to be stored there efficiently. We use the Altera IP block for the on-chip memory and the required file format is MIF. To get the file from MP3 to MIF we first converted the file into a 16-bit mono PCM WAV file. After that, we have to strip everything from the file except the actual data, since the PCM data file has all the additional information at the beginning that we don't need (bitrate, number of channels, file size, etc.). After that we convert the resulting data file into MIF format and its path is added to the Altera IP block.



## The Audio Modules


# Software Overview

## File listing

Essential software files: colors.c/h, fbputchar.c/h, game\_logic.c, global\_consts.h, guitar\_reader.c/h, guitar\_state.c/h, helpers.c/h, song\_data.h, sprites.c/h, vga\_framebuffer.c/h

Other files: sprites/\*.png, Makefile, high\_score.txt, single\_note\_commaless.txt  
vga\_emulator.c/h, generate\_verilog\_colors.py

## Overview of Software Structure:



## game\_logic.c

The most important file. This is the orchestrator that coordinates the input and output. First, the main thread processes the sprites, connects to our HW kernel modules, and parses the hard-coded notes for the level from a .txt file. The game then steps into a start screen menu, then the main gameplay loop, and finally an ending screen that checks for a high score.

**`guitar_state.c/h`**

Defines a struct that represents the state of the guitar, plus helper methods for processing the data from the Verilog module into this struct.

**`guitar_reader.c/h`**

An adapted version of the lab 3 VGA ball kernel module that communicates with our Verilog module for the guitar.

**`vga_framebuffer.c/h`**

An adapted version of the lab 3 VGA ball kernel module that communicates with our Verilog module for the VGA framebuffer.

**`sprites.c/h`**

Structs and helper methods to parse, store, and render a sprite from a PNG.

**`fbputchar.c/h`**

An adapted version of the lab 2 `fbputchar` code that works with our custom framebuffer and color palette.

**`colors.c/h`**

Defines structs and an enum for representing colors in our color palette.

**`generate_verilog_colors.py`**

A helper script that parses our color palette from `colors.c` and outputs the body of the Verilog switch statement used as a `pixel_data` LUT in `vga_framebuffer.sv`.

**`vga_emulator.c/h`**

Uses `libsdl2-dev` to emulate the VGA. Also uses the keyboard to emulate the guitar.

**`global_consts.h`**

Defines global constants about the VGA screen output.

### **song\_data.h**

Defines constants about the song, such as BPM and notes per measure. Also defines a struct to represent a note of rows on screen.

### **helpers.c/h**

Defines miscellaneous helper methods.

### **high\_score.txt**

Stores the highest score (accuracy) a player has achieved on this level.

### **single\_note\_commaless.txt**

A cleaned export of the CSV for our song, containing information about the notes in every row. `game_logic.c` automatically parses this file and plays those notes in the level.

### **Makefile**

Defines two important targets: `make all`, which compiles all the files necessary to run `game_logic`, and `make modules`, which compiles all the kernel modules.

### **Custom Development Tools**

Throughout this project, we also developed some custom tools to expedite or automate parts of the development process. For example, the `generate_verilog_colors.py` tool made it very easy to keep our color palettes synchronized across C and Verilog. When campus shut down, we also took the time to develop an emulation system in C using `libsdl2-dev`. Dan programmed a system that used the `game_logic`'s framebuffer in a SDL2 window to render the graphics, which allowed us to continue to develop sprite rendering without our FPGA or monitor. The system also uses the keyboard in place of the guitar, using the keys 1-5 in place of each button on the guitar and the spacebar in place of the strumbar. We were therefore able to develop the graphics and general game logic without physical lab access, and the system was designed robustly enough that, even after all the in-person development we did once campus re-opened, the emulator still worked and the final game can be played entirely in emulation. Just flip `int EMULATING_VGA` to 1 in the start of `game_logic.c` to enable emulation.



# Results and Performance

The final results of the game logic, VGA framebuffer, and guitar reader are robust and complete. We even implemented a complete emulation system that allowed us to develop graphics and gameplay without access to the lab — the full game is completely playable in emulation. The scoring algorithm is fairly accurate, but will sometimes fall victim to imperfect strum bar debouncing.

Ultimately, the VGA graphics could use some more optimizations to be smoother. Notably, we could redesign the framebuffer to take in the pixel data for chunks of 5 pixels at a time, and use the address to define the address of the first of these 5 pixels. This way, we could update the contents of the `vga_mem` module 5 times faster, which might help with smoothness.

The guitar itself could also use some fixing. This guitar is almost 15 years old and underwent several years of use before making its way to this project, and the strumbar was already partially broken (strumming down hardly works), which does notably reduce the rate at which you can comfortably play a rapid series of notes.

The audio part of the project was not successful. The issue was mainly in the fact that we could not set up the wrapper module to work with the other parts of the project (it worked in isolation).



# Lessons Learned

## **Quartus**

One of the most important skills we developed over the course of this project is our ability to use Quartus to develop a complete hardware project. Beginning the project, we had a slight introduction to Quartus in lab 3 but had no ability to handle it with agency to create a novel application. What was a learning experience was the need to read documentation slowly and thoroughly to understand how to use the software. After reading Intel user guides that TAs showed us, Quartus became much more manageable and an extremely useful tool.

## **Memory Efficiency**

When writing software on our laptops, we don't have to concern ourselves with memory efficiency anywhere near the extent to which we needed to in our Verilog modules, where every single bit counted. If we were to do this project again, we'd definitely focus even more on memory efficiency. For example, the VGA framebuffer's current addressing leaves about  $\frac{1}{3}$  of its memory unused — a more complex addressing system could probably be designed that would reduce this inefficiency. As mentioned in the previous section, we could also have redesigned how `writedata` and `address` are used to have pushed data to the framebuffer 5x faster.

## **Planning Ahead**

Another lesson learned was surrounding planning. Our original block diagram that we submitted for our design proposal lacked a lot of knowledge and research for future steps, especially in communicating with the guitar (which we had not yet obtained). We assumed that each hardware (visuals, controller, and audio) would be relatively simple, but struggled significantly with each. If we were to do a project like this again, we would have spent much more time thinking about what we need to learn before embarking out to build. We chose to build on the fly, and this was fine because the project was of small size, but with a bigger project, the lack of planning definitely would have shot us in the foot.

## **Resources:**

- <http://www.cs.columbia.edu/~sedwards/classes/2008/4840/Wolfson-WM8731-audio-CODEC.pdf>
- [http://www-ug.eecg.toronto.edu/msl/manuals/tutorial\\_DE1-SoC.v5.1.pdf](http://www-ug.eecg.toronto.edu/msl/manuals/tutorial_DE1-SoC.v5.1.pdf)
- <https://www.youtube.com/watch?v=zzli7ErWhAA&t=362s>
- <https://www.cs.columbia.edu/~sedwards/classes/2024/4840-spring/memory.pdf>

# File Listing

# Folder hardware

## 11 printable files

```
hardware/Makefile
hardware/aud_gen.vhd
hardware/audio_codec.vhd
hardware/audio_codec_hw.tcl
hardware/i2c.vhd
hardware/note_reader.sv
hardware/note_reader_hw.tcl
hardware/soc_system.tcl
hardware/soc_system_top.sv
hardware/vga_framebuffer.sv
hardware/vga_framebuffer_hw.tcl
```

## hardware/Makefile

```
1 SYSTEM = soc_system
2
3 TCL = $(SYSTEM).tcl
4 QSYS = $(SYSTEM).qsys
5 SOPCINFO = $(SYSTEM).sopcinfo
6 QIP = $(SYSTEM)/synthesis/$(SYSTEM).qip
7 HPS_PIN_TCL = $(SYSTEM)/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
8 HPS_PIN_MAP = hps_sdram_p0_all_pins.txt
9 QPF = $(SYSTEM).qpf
10 QSF = $(SYSTEM).qsf
11 SDC = $(SYSTEM).sdc
12
13 BOARD_INFO = $(SYSTEM)_board_info.xml
14 DTS = $(SYSTEM).dts
15 DTB = $(SYSTEM).dtb
16
17 SOF = output_files/$(SYSTEM).sof
18 RBF = output_files/$(SYSTEM).rbf
19
20 SOFTWARE_DIR = software
21
22 BSP_DIR = $(SOFTWARE_DIR)/spl_bsp
23 BSP_SETTINGS = $(BSP_DIR)/settings.bsp
24 PRELOADER_SETTINGS_DIR = hps_isw_handoff/soc_system_hps_0
25 PRELOADER_MAKEFILE = $(BSP_DIR)/Makefile
26 PRELOADER_MKPIIMAGE = $(BSP_DIR)/preloader-mkimage.bin
27
28 UBOOT_IMAGE = $(BSP_DIR)/uboot-socfpga/u-boot.img
29
30 KERNEL_REPO = https://github.com/altera-opensource/linux-socfpga.git
31 KERNEL_BRANCH = socfpga-4.19
32 DEFAULT_CONFIG = socfpga_defconfig
33 CROSS = env CROSS_COMPILE=arm-altera-eabi- ARCH=arm
34
35 KERNEL_DIR = $(SOFTWARE_DIR)/linux-socfpga
36 KERNEL_CONFIG = $(KERNEL_DIR)/.config
37 ZIMAGE = $(KERNEL_DIR)/arch/arm/boot/zImage
```

```

38
39 TARFILES = Makefile \
40   $(TCL) \
41   $(QSYS) \
42   $(SYSTEM)_top.sv \
43   $(BOARD_INFO) \
44   ip/intr_capturer/intr_capturer.v \
45   ip/intr_capturer/intr_capturer_hw.tcl \
46   vga_ball.sv
47
48 TARFILE = lab3-hw.tar.gz
49
50 # project
51 #
52 # Run the topmost tcl script to generate the initial project files
53
54 .PHONY : project
55 project : $(QPF) $(QSF) $(SDC)
56
57 $(QPF) $(QSF) $(SDC) : $(TCL)
58 quartus_sh -t $(TCL)
59
60 # qsys
61 #
62 # From the .qsys file, generate the .sopcinfo, .qip, and directory
63 # (named according to the system) with all the Verilog files, etc.
64
65 .PHONY : qsys
66 qsys : $(SOPCINFO)
67
68 $(SOPCINFO) $(QIP) $(HPS_PIN_TCL) $(SYSTEM)/ $(PRELOADER_SETTINGS_DIR) : $(QSYS)
69   rm -rf $(SOPCINFO) $(SYSTEM)/
70   qsys-generate $(QSYS) --synthesis=VERILOG
71
72 # quartus
73 #
74 # Run Quartus on the Qsys-generated files
75 #
76 #   Build netlist
77 # quartus_map soc_system
78 #
79 #   Use netlist information to determine HPS stuff
80 # quartus_sta -t hps_sdram_p0_pin_assignments.tcl soc_system
81 #
82 #   Do the rest
83 #   FIXME: this is wasteful. Really want not to repeat the "map" step
84 # quartus_sh --flow compile
85 #
86 # quartus_fit
87 # quartus_asm
88 # quartus_sta
89
90 .PHONY : quartus
91 quartus : $(SOF)
92
93 $(SOF) $(HPS_PIN_MAP) : $(QIP) $(QPF) $(QSF) $(HPS_PIN_TCL)

```

```

94     quartus_map $(SYSTEM)
95     quartus_sta -t $(HPS_PIN_TCL) $(SYSTEM)
96     quartus_fit $(SYSTEM)
97     quartus_asm $(SYSTEM)
98 #    quartus_sh --flow compile $(QPF)
99
100 # rbf
101 #
102 # Convert the .sof file (for programming through the USB blaster)
103 # to an .rbf file to be placed on an SD card and written by u-boot
104 .PHONY : rbf
105 rbf : $(RBF)
106
107 $(RBF) : $(SOF)
108     quartus_cpf -c $(SOF) $(RBF)
109
110 # dtb
111 #
112 # Use the .sopcinfo file to generate a device tree blob file
113 # with information about the memory map of the peripherals
114 .PHONY : dtb
115 dtb : $(DTB)
116
117 $(DTB) : $(DTS)
118     @which dtc || (echo "dtc not found. Did you run embedded_command_shell.sh?"; exit 1)
119     dtc -I dts -O dtb -o $(DTB) $(DTS)
120
121 $(DTS) : $(SOPCINFO) $(BOARD_INFO)
122     @which sopc2dts || (echo "sopc2dts not found. Did you run
123 embedded_command_shell.sh?"; exit 1)
124     sopc2dts --input $(SOPCINFO) \
125         --output $(DTS) \
126         --type dts \
127         --board $(BOARD_INFO) \
128         --clocks
129
130 # preloader
131 #
132 # Builds the SPL's preloader-mkpimage.bin image file, which should
133 # be written to the "magic" 3rd partition on the SD card
134 # in software/spl_bsp
135 #
136 # Requires the embedded_command_shell.sh script to have run so the compiler,
137 # etc is available
138 #
139 .PHONY : preloader
140 preloader : $(PRELOADER_MKPIIMAGE)
141
142 $(PRELOADER_MKPIIMAGE) : $(PRELOADER_MAKEFILE) $(BSP_SETTINGS)
143     $(MAKE) -C $(BSP_DIR)
144
145 $(BSP_SETTINGS) $(PRELOADER_MAKEFILE) : $(PRELOADER_SETTINGS_DIR)
146     mkdir -p $(BSP_DIR)
147     bsp-create-settings \
148         --type spl \
149         --bsp-dir $(BSP_DIR) \

```

```

149      --settings $(BSP_SETTINGS) \
150      --preloader-settings-dir $(PRELOADER_SETTINGS_DIR) \
151      --set spl.boot.FAT_SUPPORT 1
152
153 # uboot
154 #
155 # Build the bootloader
156
157 .PHONY : uboot
158 uboot : $(UBOOT_IMAGE)
159
160 $(UBOOT_IMAGE) : $(PRELOADER_MAKEFILE) $(BSP_SETTINGS)
161     $(MAKE) -C $(BSP_DIR) uboot
162
163 # kernel-download
164 #
165 # Clone the Linux kernel repository
166 #
167 # kernel-config
168 #
169 #     Set up the default kernel configuration
170 #
171 # kernel-menuconfig
172 #
173 #     (Optional) Access the kernel configuration menu to make further
174 #     adjustments about which modules are included
175 #
176 # zimage
177 #
178 #     Compile the kernel
179
180 .PHONY : download-kernel config-kernel zimage
181 kernel-download : $(KERNEL_DIR)
182 kernel-config : $(KERNEL_CONFIG)
183 kernel-menuconfig :
184     $(CROSS) $(MAKE) -C $(KERNEL_DIR) menuconfig
185 zimage : $(ZIMAGE)
186
187 $(KERNEL_DIR) :
188     mkdir -p $(KERNEL_DIR)
189     git clone --branch $(KERNEL_BRANCH) $(KERNEL_REPO) $(KERNEL_DIR)
190
191 # Configure the kernel. Start from a provided default,
192 #
193 # Turn off version checking (makes it easier to compile kernel
194 # modules and not have them complain about version)
195 #
196 # Turn on large file (+2TB) support, which the ext4 filesystem
197 # requires by default (it will not be able to mount the root
198 # filesystem read/write otherwise)
199 $(KERNEL_CONFIG) : $(KERNEL_DIR)
200     $(CROSS) $(MAKE) -C $(KERNEL_DIR) $(DEFAULT_CONFIG)
201     $(KERNEL_DIR)/scripts/config --file $(KERNEL_CONFIG) \
202         --disable CONFIG_LOCALVERSION_AUTO \
203         --enable CONFIG_LBDAF \
204         --disable CONFIG_XFS_FS \

```

```

205      --disable CONFIG_GFS2_FS \
206      --disable CONFIG_TEST_KMOD
207
208 # Compile the kernel
209
210 $(ZIMAGE) : $(KERNEL_CONFIG)
211     $(CROSS) $(MAKE) -C $(KERNEL_DIR) LOCALVERSION= zImage
212
213 # tar
214 #
215 # Build soc_system.tar.gz
216
217 .phony : tar
218 tar : $(TARFILE)
219
220 $(TARFILE) : $(TARFILES)
221     tar zcfC $(TARFILE) .. $(TARFILES:%=lab3-hw/%)
222
223 # clean
224 #
225 # Remove all generated files
226
227 .PHONY : clean quartus-clean qsys-clean project-clean
228 clean : quartus-clean qsys-clean project-clean dtb-clean preloader-clean \
229     uboot-clean
230
231 project-clean :
232     rm -rf $(QPF) $(QSF) $(SDC)
233
234 qsys-clean :
235     rm -rf $(SOPCINFO) $(QIP) $(SYSTEM)/ .qsys_edit \
236     hps_isw_handoff/ hps_sdram_p0_summary.csv
237
238 quartus-clean :
239     rm -rf $(SOF) output_files db incremental_db $(SYSTEM).qdf \
240     c5_pin_model_dump.txt $(HPS_PIN_MAP)
241
242 dtb-clean :
243     rm -rf $(DTS) $(DTB)
244
245 preloader-clean :
246     rm -rf $(BSP_DIR)
247
248 uboot-clean :
249     rm -rf $(BSP_DIR)/uboot-socfpga
250
251 kernel-clean :
252     rm -rf $(KERNEL_DIR)
253
254 config-clean :
255     rm -rf $(KERNEL_CONFIG)
256

```

**hardware/aud\_gen.vhd**

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5
6 entity aud_gen is
7 port (
8     aud_clock_12: in std_logic;
9     aud_bk: out std_logic;
10    aud_dalr: out std_logic;
11    aud_dadat: out std_logic;
12    aud_data_in: in std_logic_vector(31 downto 0)
13 );
14 end aud_gen;
15
16
17 architecture main of aud_gen is
18
19 signal sample_flag: std_logic:='0';
20 signal data_index: integer range 0 to 31:=0;
21 signal da_data :std_logic_vector(15 downto 0):=(others=>'0');
22 signal da_data_out: std_logic_vector(31 downto 0):=(others=>'0');
23 signal aud_prscl: integer range 0 to 300:=0;
24 signal clk_en: std_logic:='0';
25 begin
26
27 aud_bk<=aud_clock_12;
28
29 process(aud_clock_12)
30 begin
31
32 if falling_edge(aud_clock_12) then
33
34     aud_dalr<=clk_en;
35
36     if(aud_prscl<250)then-----48k sample rate
37         aud_prscl<=aud_prscl+1;
38         clk_en<='0';
39     else
40         aud_prscl<=0;
41         da_data_out<=aud_data_in;--get sample
42         clk_en<='1';
43     end if;
44
45
46
47     if(clk_en='1')then-----send new sample
48     sample_flag<='1';
49     data_index<=31;
50 end if;
51
52 if(sample_flag='1')then
53
54     if(data_index>0)then
55         aud_dadat<=da_data_out(data_index);
56         data_index<=data_index-1;

```

```

57     else
58         aud_dadat<=da_data_out(data_index);
59         sample_flag<='0';
60     end if;
61
62 end if;
63
64
65 end process;
66 end main;

```

## hardware/audio\_codec.vhd

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5
6 entity audio_codec is
7 port (
8
9
10 -----WM8731 pins-----
11 AUD_BCLK: out std_logic;
12 AUD_XCK: out std_logic;
13 AUD_ADCLRCK: out std_logic;
14 AUD_ADCDAT: in std_logic;
15 AUD_DACLRCK: out std_logic;
16 AUD_DACDAT: out std_logic;
17
18 -----FPGA pins-----
19
20 clock_50: in std_logic;
21 key: in std_logic_vector(3 downto 0);
22 ledr: out std_logic_vector(9 downto 0);
23 sw: in std_logic_vector(9 downto 0);
24 FPGA_I2C_SCLK: out std_logic;
25 FPGA_I2C_SDAT: inout std_logic
26
27 );
28
29 end audio_codec;
30
31
32 architecture main of audio_codec is
33
34 signal bitprsc: integer range 0 to 4:=0;
35 signal aud_mono: std_logic_vector(31 downto 0):=(others=>'0');
36 signal read_addr: integer range 0 to 240254:=0;
37 signal ROM_ADDR: std_logic_vector(17 downto 0);
38 signal ROM_OUT: std_logic_vector(15 downto 0);
39 signal clock_12pll: std_logic;
40 signal WM_i2c_busy: std_logic;
41 signal WM_i2c_done: std_logic;
42 signal WM_i2c_send_flag: std_logic;

```

```

43 signal WM_i2c_data: std_logic_vector(15 downto 0);
44 signal DA_CLR: std_logic:='0';
45
46 component pll is
47   port (
48     clk_clk : in std_logic := '1';
49     clock_12_clk : out std_logic;
50     -- clk
51     reset_reset_n : in std_logic := '1';
52     X'; -- address
53     onchip_memory2_0_s1_address : in std_logic_vector(17 downto 0) := 'X';
54     onchip_memory2_0_s1_debugaccess : in std_logic := '1';
55     X'; -- debugaccess
56     onchip_memory2_0_s1_clken : in std_logic := '1';
57     X'; -- clken
58     onchip_memory2_0_s1_chipselect : in std_logic := '1';
59     X'; -- chipselect
60     onchip_memory2_0_s1_write : in std_logic := '1';
61     X'; -- write
62     onchip_memory2_0_s1_readdata : out std_logic_vector(15 downto 0);
63     -- readdata
64     onchip_memory2_0_s1_writedata : in std_logic_vector(15 downto 0) := 'X';
65     (others => 'X'); -- writedata
66     onchip_memory2_0_s1_byteenable : in std_logic_vector(1 downto 0) := 'X';
67     (others => 'X'); -- byteenable
68     onchip_memory2_0_reset1_reset : in std_logic := 'X';
69     -- reset
70   );
71   end component pll;
72
73
74
75
76
77 component i2c is
78   port(
79     i2c_busy: out std_logic;
80     i2c_scl: out std_logic;
81     i2c_send_flag: in std_logic;
82     i2c_sda: inout std_logic;
83     i2c_addr: in std_logic_vector(7 downto 0);
84     i2c_done: out std_logic;
85     i2c_data: in std_logic_vector(15 downto 0);
86     i2c_clock_50: in std_logic
87   );
88
89 end component i2c;

```

```

90
91
92 begin
93
94
95 u0 : component pll
96     port map (
97         clk_clk      => clock_50,
98         clk.clk
99             reset_reset_n => '1',
100            reset.reset_n
101            clock_12_clk  => clock_12pll,
102            -- clock_12.clk
103            onchip_memory2_0_s1_address    => ROM_ADDR,
104            onchip_memory2_0_s1_debugaccess =>'0',
105            debugaccess
106            onchip_memory2_0_s1_clken      =>'1',
107            clken
108            onchip_memory2_0_s1_chipselect  =>'1',
109            chipselect
110            onchip_memory2_0_s1_write       =>'0',
111            write
112            onchip_memory2_0_s1_readdata   =>ROM_OUT,
113            readdata
114            onchip_memory2_0_s1_writedata  =>(others=>'0'),
115            onchip_memory2_0_s1_byteenable  =>"11",
116            onchip_memory2_0_s1_reset1_reset=>'0'
117            );
118
119
120
121
122
123
124 sound: component aud_gen
125     port map(
126         aud_clock_12=>clock_12pll,
127         aud_bk=>AUD_BCLK,
128         aud_dalr=>DA_CLR,
129         aud_dadat=>AUD_DACDAT,
130         aud_data_in=>aud_mono
131
132         );
133
134
135
136
137 AUD_XCK<=clock_12pll;
138 AUD_DACLRCK<=DA_CLR;
139

```

```

140 ROM_ADDR<=std_logic_vector(to_unsigned(read_addr,18));
141
142 process (clock_12pll)
143 begin
144
145 if rising_edge(clock_12pll)then
146
147     if(SW(8)='1')then-----reset
148         read_addr<=0;
149         bitprsc<=0;
150         aud_mono<=(others=>'0');
151     else
152         LEDR(1)<=SW(7);
153         aud_mono(15 downto 0)<=ROM_OUT;----mono sound
154         aud_mono(31 downto 16)<=ROM_OUT;
155         if(DA_CLR='1')then
156             if(bitprsc<5)then----8ksps
157                 bitprsc<=bitprsc+1;
158             else
159                 bitprsc<=0;
160             if(read_addr<240254)then
161                 read_addr<=read_addr+1;
162             else
163                 read_addr<=0;
164             end if;
165         end if;
166     end if;
167 end if;
168
169
170
171 end if;
172
173 end process;
174
175 process (clock_50)
176 begin
177
178     if rising_edge (clock_50)then
179         if(KEY="1111")then
180             WM_i2c_send_flag<='0';
181         end if;
182     end if;
183     if rising_edge(clock_50) and WM_i2c_busy='0' then
184
185
186         if (KEY(0)='0') then ----Digital Interface: DSP, 16 bit, slave mode
187             WM_i2c_data(15 downto 9)<="0000111";
188             WM_i2c_data(8 downto 0)<="00001001";
189             WM_i2c_send_flag<='1';
190
191         elsif (KEY(0)='0'AND SW(0)='1' ) then---HEADPHONE VOLUME
192             WM_i2c_data(15 downto 9)<="0000010";
193             WM_i2c_data(8 downto 0)<="101111001";
194             WM_i2c_send_flag<='1';
195

```

```

196      elsif (KEY(1)='0' AND SW(0)='0' ) then--ADC of, DAC on, Linout ON
197      WM_i2c_data(15 downto 9)<="00000110";
198      WM_i2c_data(8 downto 0)<="0000000111";
199
200      WM_i2c_send_flag<='1';
201      elsif (KEY(1)='0' AND SW(0)='1' ) then--USB mode
202      WM_i2c_data(15 downto 9)<="0001000";
203      WM_i2c_data(8 downto 0)<="000000001";
204
205      WM_i2c_send_flag<='1';
206      elsif (KEY(2)='0' AND SW(0)='0' ) then--activ interface
207      WM_i2c_data(15 downto 9)<="0001001";
208      WM_i2c_data(8 downto 0)<="111111111";
209
210      WM_i2c_send_flag<='1';
211      elsif (KEY(2)='0' AND SW(0)='1' ) then--Enable DAC to LINOUT
212      WM_i2c_data(15 downto 9)<="0000100";
213      WM_i2c_data(8 downto 0)<="000010010";
214
215      WM_i2c_send_flag<='1';
216      elsif (KEY(3)='0' AND SW(0)='0' ) then--remove mute DAC
217      WM_i2c_data(15 downto 9)<="0000101";
218      WM_i2c_data(8 downto 0)<="000000000";
219
220      WM_i2c_send_flag<='1';
221      elsif (KEY(3)='0' AND SW(0)='1' ) then--reset
222      WM_i2c_data(15 downto 9)<="0001111";
223      WM_i2c_data(8 downto 0)<="000000000";
224
225      WM_i2c_send_flag<='1';
226      end if;
227
228
229
230
231  end if;
232 end process;
233 end main;

```

## hardware/audio\_codec\_hw.tcl

```

1 # TCL File Generated by Component Editor 21.1
2 # Fri May 10 13:43:51 EDT 2024
3 # DO NOT MODIFY
4
5
6 #
7 # audio_codec "Audio Codec" v1.0
8 # 2024.05.10.13:43:51
9 #
10 #
11 #
12 #
13 # request TCL package from ACDS 16.1
14 #

```

```
15 package require -exact qsys 16.1
16
17
18 #
19 # module audio_codec
20 #
21 set_module_property DESCRIPTION ""
22 set_module_property NAME audio_codec
23 set_module_property VERSION 1.0
24 set_module_property INTERNAL false
25 set_module_property OPAQUE_ADDRESS_MAP true
26 set_module_property AUTHOR ""
27 set_module_property DISPLAY_NAME "Audio Codec"
28 set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
29 set_module_property EDITABLE true
30 set_module_property REPORT_TO_TALKBACK false
31 set_module_property ALLOW_GREYBOX_GENERATION false
32 set_module_property REPORT_HIERARCHY false
33
34 set_module_assignment embeddedsw.dts.vendor "csee4840"
35 set_module_assignment embeddedsw.dts.name "audio_codec"
36 set_module_assignment embeddedsw.dts.group "audio"
37
38
39 #
40 # file sets
41 #
42 add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
43 set_fileset_property QUARTUS_SYNTH TOP_LEVEL audio_codec
44 set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
45 set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
46 add_fileset_file aud_gen.vhd VHDL PATH aud_gen.vhd
47 add_fileset_file audio_codec.vhd VHDL PATH audio_codec.vhd TOP_LEVEL_FILE
48 add_fileset_file i2c.vhd VHDL PATH i2c.vhd
49
50
51 #
52 # parameters
53 #
54
55
56 #
57 # display items
58 #
59
60
61 #
62 # connection point audio_codec
63 #
64 add_interface audio_codec conduit end
65 set_interface_property audio_codec associatedClock ""
66 set_interface_property audio_codec associatedReset ""
67 set_interface_property audio_codec ENABLED true
68 set_interface_property audio_codec EXPORT_OF ""
69 set_interface_property audio_codec PORT_NAME_MAP ""
70 set_interface_property audio_codec CMSIS_SVD_VARIABLES ""
```

```

71 set_interface_property audio_codec SVD_ADDRESS_GROUP ""
72
73 add_interface_port audio_codec AUD_ADCDAT adcdat Input 1
74 add_interface_port audio_codec AUD_ADCLRCK adcclrck Output 1
75 add_interface_port audio_codec AUD_BCLK bclk Output 1
76 add_interface_port audio_codec AUD_DACDAT dacdat Output 1
77 add_interface_port audio_codec AUD_DACLRCK daclrck Output 1
78 add_interface_port audio_codec AUD_XCK xck Output 1
79
80

```

## hardware/i2c.vhd

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5
6 entity i2c is
7 port(
8 i2c_busy: out std_logic;
9 i2c_scl: out std_logic;
10 i2c_send_flag: in std_logic;
11 i2c_sda: inout std_logic;
12 i2c_addr: in std_logic_vector(7 downto 0);
13 i2c_done: out std_logic;
14 i2c_data: in std_logic_vector(15 downto 0);
15 i2c_clock_50: in std_logic
16 );
17 end i2c;
18
19
20 architecture main of i2c is
21
22 signal i2c_clk_en: std_logic:='0';
23 signal clk_prs: integer range 0 to 300:=0;
24 signal clk_en: std_logic:='0';
25 signal ack_en: std_logic:='0';
26 signal clk_i2c: std_logic:='0';
27 signal get_ack: std_logic:='0';
28 signal data_index: integer range 0 to 15:=0;
29 type fsm is (st0,st1,st2,st3,st4,st5,st6,st7,st8);
30 signal i2c_fsm:fsm:=st0;
31 begin
32
33
34 -----generate two clocks for i2c and data transitions
35 process(i2c_clock_50)
36 begin
37
38 if rising_edge(i2c_clock_50) then
39
40   if(clk_prs<250)then
41     clk_prs<=clk_prs+1;
42   else

```

```

43     clk_prs<=0;
44 end if;
45
46 if(clk_prs<125)then ---50 % duty cylce clock for i2c
47     clk_i2c<='1';
48 else
49     clk_i2c<='0';
50 end if;
51
52     ---- clock for ack  on SCL=HIGH
53 if(clk_prs=62)then
54     ack_en<='1';
55 else
56     ack_en<='0';
57 end if;
58
59
60     ---- clock for data on SCL=LOW
61 if(clk_prs=187)then
62     clk_en<='1';
63 else
64     clk_en<='0';
65 end if;
66
67 end if;
68
69 if rising_edge(i2c_clock_50) then
70
71
72     if(i2c_clk_en='1')then
73         i2c_scl<=clk_i2c;
74     else
75         i2c_scl<='1';
76     end if;
77
78
79     ----ack on SCL=HIGH
80     if(ack_en='1')then
81         case i2c_fsm is
82             when st3=> ---- get ack
83
84                 if(i2c_sda='0')then
85                     i2c_fsm<=st4;---ack
86                     data_index<=15;
87                 else
88                     i2c_clk_en<='0';
89                     i2c_fsm<=st0;---nack
90                 end if;
91
92             when st5=> --- get ack
93
94                 if(i2c_sda='0')then
95                     i2c_fsm<=st6;---ack
96                     data_index<=7;
97
98             else

```

```

99          i2c_fsm<=st0;---nack
100         i2c_clk_en<='0';
101        end if;
102
103      when st7 => ----get ack
104
105      if(i2c_sda='0')then
106        i2c_fsm<=st8;---ack
107        else
108          i2c_fsm<=st0;---nack
109          i2c_clk_en<='0';
110        end if;
111
112      when others=>NULL;
113      end case;
114    end if;
115
116
117
118    -----data tranfer on SCL=LOW
119    if(clk_en='1')then
120      case i2c_fsm is
121        when st0=> -----stand by
122          i2c_sda<='1';
123          i2c_busy<='0';
124          i2c_done<='0';
125          if(i2c_send_flag='1')then
126            i2c_fsm<=st1;
127            i2c_busy<='1';
128          end if;
129
130        when st1=> -----start condition
131          i2c_sda<='0';
132          i2c_fsm<=st2;
133          data_index<=7;
134        when st2=> -----send addr
135          i2c_clk_en<='1';---start clocking i2c_scl
136
137          if(data_index>0) then
138            data_index<=data_index-1;
139            i2c_sda<=i2c_addr(data_index);
140          else
141            i2c_sda<=i2c_addr(data_index);
142            get_ack<='1';
143          end if;
144
145          if(get_ack='1')then
146            get_ack<='0';
147            i2c_fsm<=st3;
148            i2c_sda<='Z';
149          end if;
150
151      when st4=> ---- send 1st 8 bit
152
153      if(data_index>8) then
154        data_index<=data_index-1;

```

```

155                     i2c_sda<=i2c_data(data_index);
156             else
157                 i2c_sda<=i2c_data(data_index);
158                 get_ack<='1';
159             end if;
160
161             if(get_ack='1')then
162                 get_ack<='0';
163                 i2c_fsm<=st5;
164                 i2c_sda<='Z';
165             end if;
166
167             when st6 => ---send 2nd 8 bit
168
169                 if(data_index>0) then
170                     data_index<=data_index-1;
171                     i2c_sda<=i2c_data(data_index);
172                 else
173                     i2c_sda<=i2c_data(data_index);
174                     get_ack<='1';
175                 end if;
176
177                 if(get_ack='1')then
178                     get_ack<='0';
179                     i2c_fsm<=st7;
180                     i2c_sda<='Z';
181                 end if;
182
183             when st8 => --stop condition
184                 i2c_clk_en<='0';
185                 i2c_sda<='0';
186                 i2c_fsm<=st0;
187                 i2c_done<='1';
188             when others=>NULL;
189             end case;
190         end if;
191
192     end if;
193 end process;
194 end main;

```

## **hardware/note\_reader.sv**

```

1 module note_reader (
2     input logic clk,
3     input logic reset,
4     input chipselect,
5     input logic [2:0] address,
6     input logic [3:0] KEY,
7     input logic [5:0] GPIO_1,
8
9     output [7:0] LEDR,
10    output logic [7:0] readdata,
11    input logic read,
12    output logic waitrequest

```

```

13 );
14
15 assign LEDR = GPIO_1; // Assign GPIO_1 directly to LEDR output
16 //assign LEDR[6] = KEY[0]
17
18 // Combinational logic to assign readdata based on KEY inputs
19 always_comb begin
20   if (read && chipselect) begin
21     readdata = 8'b00000000; // Initialize readdata to all zeros
22     // Loop through each key
23     for (int i = 0; i < 6; i = i + 1) begin
24       // If the corresponding key is pressed, set the corresponding bit in readdata
25       if (GPIO_1[i]) begin
26         readdata = readdata | (1 << i);
27       end
28     end
29     if (KEY[0]) begin
30       readdata = readdata | (1 << 6);
31     end
32   end else begin
33     readdata = 8'b00000000; // Clear readdata if read or chipselect is low
34   end
35 end
36
37 endmodule
38
39

```

## hardware/note\_reader\_hw.tcl

```

1 # TCL File Generated by Component Editor 21.1
2 # Mon May 06 22:08:31 EDT 2024
3 # DO NOT MODIFY
4
5
6 #
7 # note_reader "NOTE Reader" v1.0
8 # 2024.05.06.22:08:31
9 #
10 #
11 #
12 #
13 # request TCL package from ACDS 16.1
14 #
15 package require -exact qsys 16.1
16
17
18 #
19 # module note_reader
20 #
21 set_module_property DESCRIPTION ""
22 set_module_property NAME note_reader
23 set_module_property VERSION 1.0
24 set_module_property INTERNAL false
25 set_module_property OPAQUE_ADDRESS_MAP true

```

```
26 set_module_property AUTHOR ""
27 set_module_property DISPLAY_NAME "NOTE Reader"
28 set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
29 set_module_property EDITABLE true
30 set_module_property REPORT_TO_TALKBACK false
31 set_module_property ALLOW_GREYBOX_GENERATION false
32 set_module_property REPORT_HIERARCHY false
33
34 set_module_assignment embeddedsw.dts.vendor "csee4840"
35 set_module_assignment embeddedsw.dts.name "note_reader"
36 set_module_assignment embeddedsw.dts.group "guitar"
37
38 #
39 # file sets
40 #
41 add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
42 set_fileset_property QUARTUS_SYNTH TOP_LEVEL note_reader
43 set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
44 set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
45 add_fileset_file note_reader.sv SYSTEM_VERILOG PATH note_reader.sv TOP_LEVEL_FILE
46
47
48 #
49 # parameters
50 #
51
52
53 #
54 # module assignments
55 #
56 set_module_assignment embeddedsw.dts.group notes
57 set_module_assignment embeddedsw.dts.name note_reader
58 set_module_assignment embeddedsw.dts.vendor csee4840
59
60
61 #
62 # display items
63 #
64
65
66 #
67 # connection point clock
68 #
69 add_interface clock clock end
70 set_interface_property clock clockRate 0
71 set_interface_property clock ENABLED true
72 set_interface_property clock EXPORT_OF ""
73 set_interface_property clock PORT_NAME_MAP ""
74 set_interface_property clock CMSIS_SVD_VARIABLES ""
75 set_interface_property clock SVD_ADDRESS_GROUP ""
76
77 add_interface_port clock clk clk Input 1
78
79
80 #
81 # connection point reset
```

```

82 #
83 add_interface reset reset end
84 set_interface_property reset associatedClock clock
85 set_interface_property reset synchronousEdges DEASSERT
86 set_interface_property reset ENABLED true
87 set_interface_property reset EXPORT_OF ""
88 set_interface_property reset PORT_NAME_MAP ""
89 set_interface_property reset CMSIS_SVD_VARIABLES ""
90 set_interface_property reset SVD_ADDRESS_GROUP ""
91
92 add_interface_port reset reset Input 1
93
94
95 #
96 # connection point avalon_slave_0
97 #
98 add_interface avalon_slave_0 avalon end
99 set_interface_property avalon_slave_0 addressUnits WORDS
100 set_interface_property avalon_slave_0 associatedClock clock
101 set_interface_property avalon_slave_0 associatedReset reset
102 set_interface_property avalon_slave_0 bitsPerSymbol 8
103 set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
104 set_interface_property avalon_slave_0 burstcountUnits WORDS
105 set_interface_property avalon_slave_0 explicitAddressSpan 0
106 set_interface_property avalon_slave_0 holdTime 0
107 set_interface_property avalon_slave_0 linewrapBursts false
108 set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
109 set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
110 set_interface_property avalon_slave_0 readLatency 0
111 set_interface_property avalon_slave_0 readWaitTime 1
112 set_interface_property avalon_slave_0 setupTime 0
113 set_interface_property avalon_slave_0 timingUnits Cycles
114 set_interface_property avalon_slave_0 writeWaitTime 0
115 set_interface_property avalon_slave_0 ENABLED true
116 set_interface_property avalon_slave_0 EXPORT_OF ""
117 set_interface_property avalon_slave_0 PORT_NAME_MAP ""
118 set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
119 set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""
120
121 add_interface_port avalon_slave_0 address address Input 3
122 add_interface_port avalon_slave_0 chipselect chipselect Input 1
123 add_interface_port avalon_slave_0 read read Input 1
124 add_interface_port avalon_slave_0 readdata readdata Output 8
125 add_interface_port avalon_slave_0 waitrequest waitrequest Output 1
126 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
127 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
128 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
129 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0
130
131
132 #
133 # connection point reader
134 #
135 add_interface reader conduit end
136 set_interface_property reader associatedClock clock

```

```

137 set_interface_property reader associatedReset ""
138 set_interface_property reader ENABLED true
139 set_interface_property reader EXPORT_OF ""
140 set_interface_property reader PORT_NAME_MAP ""
141 set_interface_property reader CMSIS_SVD_VARIABLES ""
142 set_interface_property reader SVD_ADDRESS_GROUP ""
143
144 add_interface_port reader KEY key_n Input 4
145 add_interface_port reader LEDR ledr_n Output 8
146 add_interface_port reader GPIO_1 pins_n Input 6
147
148

```

## hardware/soc\_system.tcl

```

1 # Generate Quartus project files for the DE1-SoC board
2 #
3 # Stephen A. Edwards, Columbia University
4
5 # Invoke as
6 #
7 # quartus_sh -t soc_system.tcl
8
9 set project "soc_system"
10
11 # Top-level SystemVerilog file should be <project>_top.sv, with Verilog module
12 # <project>_top in it
13
14 set systemVerilogSource "${project}_top.sv"
15 set qip "${project}/synthesis/${project}.qip"
16
17 project_new $project -overwrite
18
19 foreach {name value} {
20   FAMILY "Cyclone V"
21   DEVICE 5CSEMA5F31C6
22
23   PROJECT_OUTPUT_DIRECTORY output_files
24
25   CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
26
27   NUM_PARALLEL_PROCESSORS 4
28
29 } { set_global_assignment -name $name $value }
30
31 set_global_assignment -name TOP_LEVEL_ENTITY "${project}_top"
32
33 foreach filename $systemVerilogSource {
34   set_global_assignment -name SYSTEMVERILOG_FILE $filename
35 }
36
37 foreach filename $qip {
38   set_global_assignment -name QIP_FILE $filename
39 }
40

```

```
41 # FPGA pin assignments
42
43 foreach {pin port} {
44     PIN_AJ4 ADC_CS_N
45     PIN_AK4 ADC_DIN
46     PIN_AK3 ADC_DOUT
47     PIN_AK2 ADC_SCLK
48
49     PIN_K7 AUD_ADCDAT
50     PIN_K8 AUD_ADCLRCK
51     PIN_H7 AUD_BCLK
52     PIN_J7 AUD_DACDAT
53     PIN_H8 AUD_DA CLRCK
54     PIN_G7 AUD_XCK
55
56     PIN_AA16 CLOCK2_50
57     PIN_Y26 CLOCK3_50
58     PIN_K14 CLOCK4_50
59     PIN_AF14 CLOCK_50
60
61     PIN_AK14 DRAM_ADDR[0]
62     PIN_AH14 DRAM_ADDR[1]
63     PIN_AG15 DRAM_ADDR[2]
64     PIN_AE14 DRAM_ADDR[3]
65     PIN_AB15 DRAM_ADDR[4]
66     PIN_AC14 DRAM_ADDR[5]
67     PIN_AD14 DRAM_ADDR[6]
68     PIN_AF15 DRAM_ADDR[7]
69     PIN_AH15 DRAM_ADDR[8]
70     PIN_AG13 DRAM_ADDR[9]
71     PIN_AG12 DRAM_ADDR[10]
72     PIN_AH13 DRAM_ADDR[11]
73     PIN_AJ14 DRAM_ADDR[12]
74     PIN_AF13 DRAM_BA[0]
75     PIN_AJ12 DRAM_BA[1]
76     PIN_AF11 DRAM_CAS_N
77     PIN_AK13 DRAM_CKE
78     PIN_AH12 DRAM_CLK
79     PIN_AG11 DRAM_CS_N
80     PIN_AK6 DRAM_DQ[0]
81     PIN_AJ7 DRAM_DQ[1]
82     PIN_AK7 DRAM_DQ[2]
83     PIN_AK8 DRAM_DQ[3]
84     PIN_AK9 DRAM_DQ[4]
85     PIN_AG10 DRAM_DQ[5]
86     PIN_AK11 DRAM_DQ[6]
87     PIN_AJ11 DRAM_DQ[7]
88     PIN_AH10 DRAM_DQ[8]
89     PIN_AJ10 DRAM_DQ[9]
90     PIN_AJ9 DRAM_DQ[10]
91     PIN_AH9 DRAM_DQ[11]
92     PIN_AH8 DRAM_DQ[12]
93     PIN_AH7 DRAM_DQ[13]
94     PIN_AJ6 DRAM_DQ[14]
95     PIN_AJ5 DRAM_DQ[15]
96     PIN_AB13 DRAM_LDQM
```

```
97    PIN_AE13 DRAM_RAS_N
98    PIN_AK12 DRAM_UDQM
99    PIN_AA13 DRAM_WE_N
100
101   PIN_AA12 FAN_CTRL
102
103   PIN_J12 FPGA_I2C_SCLK
104   PIN_K12 FPGA_I2C_SDAT
105
106   PIN_AC18 GPIO_0[0]
107   PIN_Y17 GPIO_0[1]
108   PIN_AD17 GPIO_0[2]
109   PIN_Y18 GPIO_0[3]
110   PIN_AK16 GPIO_0[4]
111   PIN_AK18 GPIO_0[5]
112   PIN_AK19 GPIO_0[6]
113   PIN_AJ19 GPIO_0[7]
114   PIN_AJ17 GPIO_0[8]
115   PIN_AJ16 GPIO_0[9]
116   PIN_AH18 GPIO_0[10]
117   PIN_AH17 GPIO_0[11]
118   PIN_AG16 GPIO_0[12]
119   PIN_AE16 GPIO_0[13]
120   PIN_AF16 GPIO_0[14]
121   PIN_AG17 GPIO_0[15]
122   PIN_AA18 GPIO_0[16]
123   PIN_AA19 GPIO_0[17]
124   PIN_AE17 GPIO_0[18]
125   PIN_AC20 GPIO_0[19]
126   PIN_AH19 GPIO_0[20]
127   PIN_AJ20 GPIO_0[21]
128   PIN_AH20 GPIO_0[22]
129   PIN_AK21 GPIO_0[23]
130   PIN_AD19 GPIO_0[24]
131   PIN_AD20 GPIO_0[25]
132   PIN_AE18 GPIO_0[26]
133   PIN_AE19 GPIO_0[27]
134   PIN_AF20 GPIO_0[28]
135   PIN_AF21 GPIO_0[29]
136   PIN_AF19 GPIO_0[30]
137   PIN_AG21 GPIO_0[31]
138   PIN_AF18 GPIO_0[32]
139   PIN_AG20 GPIO_0[33]
140   PIN_AG18 GPIO_0[34]
141   PIN_AJ21 GPIO_0[35]
142
143   PIN_AB17 GPIO_1[0]
144   PIN_AA21 GPIO_1[1]
145   PIN_AB21 GPIO_1[2]
146   PIN_AC23 GPIO_1[3]
147   PIN_AD24 GPIO_1[4]
148   PIN_AE23 GPIO_1[5]
149   PIN_AE24 GPIO_1[6]
150   PIN_AF25 GPIO_1[7]
151   PIN_AF26 GPIO_1[8]
152   PIN_AG25 GPIO_1[9]
```

```
153 PIN_AG26 GPIO_1[10]
154 PIN_AH24 GPIO_1[11]
155 PIN_AH27 GPIO_1[12]
156 PIN_AJ27 GPIO_1[13]
157 PIN_AK29 GPIO_1[14]
158 PIN_AK28 GPIO_1[15]
159 PIN_AK27 GPIO_1[16]
160 PIN_AJ26 GPIO_1[17]
161 PIN_AK26 GPIO_1[18]
162 PIN_AH25 GPIO_1[19]
163 PIN_AJ25 GPIO_1[20]
164 PIN_AJ24 GPIO_1[21]
165 PIN_AK24 GPIO_1[22]
166 PIN_AG23 GPIO_1[23]
167 PIN_AK23 GPIO_1[24]
168 PIN_AH23 GPIO_1[25]
169 PIN_AK22 GPIO_1[26]
170 PIN_AJ22 GPIO_1[27]
171 PIN_AH22 GPIO_1[28]
172 PIN_AG22 GPIO_1[29]
173 PIN_AF24 GPIO_1[30]
174 PIN_AF23 GPIO_1[31]
175 PIN_AE22 GPIO_1[32]
176 PIN_AD21 GPIO_1[33]
177 PIN_AA20 GPIO_1[34]
178 PIN_AC22 GPIO_1[35]
179
180 PIN_AE26 HEX0[0]
181 PIN_AE27 HEX0[1]
182 PIN_AE28 HEX0[2]
183 PIN_AG27 HEX0[3]
184 PIN_AF28 HEX0[4]
185 PIN_AG28 HEX0[5]
186 PIN_AH28 HEX0[6]
187
188 PIN_AJ29 HEX1[0]
189 PIN_AH29 HEX1[1]
190 PIN_AH30 HEX1[2]
191 PIN_AG30 HEX1[3]
192 PIN_AF29 HEX1[4]
193 PIN_AF30 HEX1[5]
194 PIN_AD27 HEX1[6]
195
196 PIN_AB23 HEX2[0]
197 PIN_AE29 HEX2[1]
198 PIN_AD29 HEX2[2]
199 PIN_AC28 HEX2[3]
200 PIN_AD30 HEX2[4]
201 PIN_AC29 HEX2[5]
202 PIN_AC30 HEX2[6]
203
204 PIN_AD26 HEX3[0]
205 PIN_AC27 HEX3[1]
206 PIN_AD25 HEX3[2]
207 PIN_AC25 HEX3[3]
208 PIN_AB28 HEX3[4]
```

```
209    PIN_AB25 HEX3[5]
210    PIN_AB22 HEX3[6]
211
212    PIN_AA24 HEX4[0]
213    PIN_Y23  HEX4[1]
214    PIN_Y24  HEX4[2]
215    PIN_W22  HEX4[3]
216    PIN_W24  HEX4[4]
217    PIN_V23  HEX4[5]
218    PIN_W25  HEX4[6]
219
220    PIN_V25  HEX5[0]
221    PIN_AA28 HEX5[1]
222    PIN_Y27  HEX5[2]
223    PIN_AB27 HEX5[3]
224    PIN_AB26 HEX5[4]
225    PIN_AA26 HEX5[5]
226    PIN_AA25 HEX5[6]
227
228    PIN_AA30 IRDA_RXD
229    PIN_AB30 IRDA_TXD
230
231    PIN_AA14 KEY[0]
232    PIN_AA15 KEY[1]
233    PIN_W15  KEY[2]
234    PIN_Y16  KEY[3]
235
236    PIN_V16 LEDR[0]
237    PIN_W16 LEDR[1]
238    PIN_V17 LEDR[2]
239    PIN_V18 LEDR[3]
240    PIN_W17 LEDR[4]
241    PIN_W19 LEDR[5]
242    PIN_Y19 LEDR[6]
243    PIN_W20 LEDR[7]
244    PIN_W21 LEDR[8]
245    PIN_Y21 LEDR[9]
246
247    PIN_AD7 PS2_CLK
248    PIN_AD9 PS2_CLK2
249    PIN_AE7 PS2_DAT
250    PIN_AE9 PS2_DAT2
251
252    PIN_AB12 SW[0]
253    PIN_AC12 SW[1]
254    PIN_AF9  SW[2]
255    PIN_AF10 SW[3]
256    PIN_AD11 SW[4]
257    PIN_AD12 SW[5]
258    PIN_AE11 SW[6]
259    PIN_AC9  SW[7]
260    PIN_AD10 SW[8]
261    PIN_AE12 SW[9]
262
263    PIN_H15 TD_CLK27
264    PIN_D2  TD_DATA[0]
```

```

265    PIN_B1  TD_DATA[1]
266    PIN_E2  TD_DATA[2]
267    PIN_B2  TD_DATA[3]
268    PIN_D1  TD_DATA[4]
269    PIN_E1  TD_DATA[5]
270    PIN_C2  TD_DATA[6]
271    PIN_B3  TD_DATA[7]
272    PIN_A5  TD_HS
273    PIN_F6  TD_RESET_N
274    PIN_A3  TD_VS
275
276    PIN_A13 VGA_R[0]
277    PIN_C13 VGA_R[1]
278    PIN_E13 VGA_R[2]
279    PIN_B12 VGA_R[3]
280    PIN_C12 VGA_R[4]
281    PIN_D12 VGA_R[5]
282    PIN_E12 VGA_R[6]
283    PIN_F13 VGA_R[7]
284
285    PIN_J9  VGA_G[0]
286    PIN_J10 VGA_G[1]
287    PIN_H12 VGA_G[2]
288    PIN_G10 VGA_G[3]
289    PIN_G11 VGA_G[4]
290    PIN_G12 VGA_G[5]
291    PIN_F11 VGA_G[6]
292    PIN_E11 VGA_G[7]
293
294    PIN_B13 VGA_B[0]
295    PIN_G13 VGA_B[1]
296    PIN_H13 VGA_B[2]
297    PIN_F14 VGA_B[3]
298    PIN_H14 VGA_B[4]
299    PIN_F15 VGA_B[5]
300    PIN_G15 VGA_B[6]
301    PIN_J14 VGA_B[7]
302
303    PIN_A11 VGA_CLK
304    PIN_B11 VGA_HS
305    PIN_D11 VGA_VS
306    PIN_F10 VGA_BLANK_N
307    PIN_C10 VGA_SYNC_N
308 } {
309     set_location_assignment $pin -to $port
310     set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to $port
311 }
312
313 # HPS assignments
314
315 # 3.3-V LVTTL pins
316 foreach port {
317     HPS_CONV_USB_N
318     HPS_ENET_GTX_CLK
319     HPS_ENET_INT_N
320     HPS_ENET_MDC

```

```

321     HPS_ENET_MDIO
322     HPS_ENET_RX_CLK
323     HPS_ENET_RX_DATA[0]
324     HPS_ENET_RX_DATA[1]
325     HPS_ENET_RX_DATA[2]
326     HPS_ENET_RX_DATA[3]
327     HPS_ENET_RX_DV
328     HPS_ENET_TX_DATA[0]
329     HPS_ENET_TX_DATA[1]
330     HPS_ENET_TX_DATA[2]
331     HPS_ENET_TX_DATA[3]
332     HPS_ENET_TX_EN
333     HPS_GSENSOR_INT
334     HPS_I2C1_SCLK
335     HPS_I2C1_SDAT
336     HPS_I2C2_SCLK
337     HPS_I2C2_SDAT
338     HPS_I2C_CONTROL
339     HPS_KEY
340     HPS_LED
341     HPS_LTC_GPIO
342     HPS_SD_CLK
343     HPS_SD_CMD
344     HPS_SD_DATA[0]
345     HPS_SD_DATA[1]
346     HPS_SD_DATA[2]
347     HPS_SD_DATA[3]
348     HPS_SPI_MCLK
349     HPS_SPI_MISO
350     HPS_SPI_MOSI
351     HPS_SPI_SS
352     HPS_UART_RX
353     HPS_UART_TX
354     HPS_USB_CLKOUT
355     HPS_USB_DATA[0]
356     HPS_USB_DATA[1]
357     HPS_USB_DATA[2]
358     HPS_USB_DATA[3]
359     HPS_USB_DATA[4]
360     HPS_USB_DATA[5]
361     HPS_USB_DATA[6]
362     HPS_USB_DATA[7]
363     HPS_USB_DIR
364     HPS_USB_NXT
365     HPS_USB_STP
366 }
367     set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to $port
368 }
369
370 # There are a lot of settings for the HPS_DDR3 interface not listed here.
371 # Instead, the
372 #
373 # soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
374 #
375 # script generated by qsys adds that information. However, quartus_map
376 # must be run before this .tcl script may run because the script

```

```

377 # relies on being able to look at the (HPS) netlist to determine which
378 # pins to constrain
379
380 set sdcFilename "${project}.sdc"
381
382 set_global_assignment -name SDC_FILE $sdcFilename
383
384 set sdऽ [open $sdcFilename "w"]
385 puts $sdऽ {
386     foreach {clock} port} {
387         clock_50_1 CLOCK_50
388         clock_50_2 CLOCK2_50
389         clock_50_3 CLOCK3_50
390         clock_50_4 CLOCK4_50
391     } {
392         create_clock -name $clock -period 20ns [get_ports $port]
393     }
394
395     create_clock -name clock_27_1 -period 37 [get_ports TD_CLK27]
396
397     derive_pll_clocks -create_base_clocks
398     derive_clock_uncertainty
399 }
400 close $sdऽ
401
402 project_close
403

```

### **hardware/soc\_system\_top.sv**

```

1 // =====
2 // Copyright (c) 2013 by Terasic Technologies Inc.
3 // =====
4 //
5 // Modified 2019 by Stephen A. Edwards
6 //
7 // Permission:
8 //
9 //   Terasic grants permission to use and modify this code for use
10 //   in synthesis for all Terasic Development Boards and Altera
11 //   Development Kits made by Terasic. Other use of this code,
12 //   including the selling ,duplication, or modification of any
13 //   portion is strictly prohibited.
14 //
15 // Disclaimer:
16 //
17 //   This VHDL/Verilog or C/C++ source code is intended as a design
18 //   reference which illustrates how these types of functions can be
19 //   implemented. It is the user's responsibility to verify their
20 //   design for consistency and functionality through the use of
21 //   formal verification methods. Terasic provides no warranty
22 //   regarding the use or functionality of this code.
23 //
24 // =====
25 //

```

```

26 // Terasic Technologies Inc
27
28 // 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwan
29 //
30 //
31 // web: http://www.terasic.com/
32 // email: support@terasic.com
33 module soc_system_top(
34
35 ////////////// ADC //////////
36 inout ADC_CS_N,
37 output ADC_DIN,
38 input ADC_DOUT,
39 output ADC_SCLK,
40
41 ////////////// AUD //////////
42 input AUD_ADCDAT,
43 inout AUD_ADCLRCK,
44 inout AUD_BCLK,
45 output AUD_DACDAT,
46 inout AUD_DAclrck,
47 output AUD_XCK,
48
49 ////////////// CLOCK2 //////////
50 input CLOCK2_50,
51
52 ////////////// CLOCK3 //////////
53 input CLOCK3_50,
54
55 ////////////// CLOCK4 //////////
56 input CLOCK4_50,
57
58 ////////////// CLOCK //////////
59 input CLOCK_50,
60
61 ////////////// DRAM //////////
62 output [12:0] DRAM_ADDR,
63 output [1:0] DRAM_BA,
64 output DRAM_CAS_N,
65 output DRAM_CKE,
66 output DRAM_CLK,
67 output DRAM_CS_N,
68 inout [15:0] DRAM_DQ,
69 output DRAM_LDQM,
70 output DRAM_RAS_N,
71 output DRAM_UDQM,
72 output DRAM_WE_N,
73
74 ////////////// FAN //////////
75 output FAN_CTRL,
76
77 ////////////// FPGA //////////
78 output FPGA_I2C_SCLK,
79 inout FPGA_I2C_SDAT,
80
81 ////////////// GPIO //////////

```

```
82 | inout [35:0] GPIO_0,
83 | inout [35:0] GPIO_1,
84 |
85 | //////////////// HEX0 //////////////
86 | output [6:0] HEX0,
87 |
88 | //////////////// HEX1 //////////////
89 | output [6:0] HEX1,
90 |
91 | //////////////// HEX2 //////////////
92 | output [6:0] HEX2,
93 |
94 | //////////////// HEX3 //////////////
95 | output [6:0] HEX3,
96 |
97 | //////////////// HEX4 //////////////
98 | output [6:0] HEX4,
99 |
100| //////////////// HEX5 //////////////
101| output [6:0] HEX5,
102|
103| //////////////// HPS //////////////
104| inout HPS_CONV_USB_N,
105| output [14:0] HPS_DDR3_ADDR,
106| output [2:0] HPS_DDR3_BA,
107| output HPS_DDR3_CAS_N,
108| output HPS_DDR3_CKE,
109| output HPS_DDR3_CK_N,
110| output HPS_DDR3_CK_P,
111| output HPS_DDR3_CS_N,
112| output [3:0] HPS_DDR3_DM,
113| inout [31:0] HPS_DDR3_DQ,
114| inout [3:0] HPS_DDR3_DQS_N,
115| inout [3:0] HPS_DDR3_DQS_P,
116| output HPS_DDR3_ODT,
117| output HPS_DDR3_RAS_N,
118| output HPS_DDR3_RESET_N,
119| input HPS_DDR3_RZQ,
120| output HPS_DDR3_WE_N,
121| output HPS_ENET_GTX_CLK,
122| inout HPS_ENET_INT_N,
123| output HPS_ENET_MDC,
124| inout HPS_ENET_MDIO,
125| input HPS_ENET_RX_CLK,
126| input [3:0] HPS_ENET_RX_DATA,
127| input HPS_ENET_RX_DV,
128| output [3:0] HPS_ENET_TX_DATA,
129| output HPS_ENET_TX_EN,
130| inout HPS_GSENSOR_INT,
131| inout HPS_I2C1_SCLK,
132| inout HPS_I2C1_SDAT,
133| inout HPS_I2C2_SCLK,
134| inout HPS_I2C2_SDAT,
135| inout HPS_I2C_CONTROL,
136| inout HPS_KEY,
137| inout HPS_LED,
```

```

138 |     inout      HPS_LTC_GPIO,
139 |     output     HPS_SD_CLK,
140 |     inout      HPS_SD_CMD,
141 |     inout [3:0] HPS_SD_DATA,
142 |     output     HPS_SPIM_CLK,
143 |     input      HPS_SPIM_MISO,
144 |     output     HPS_SPIM_MOSI,
145 |     inout      HPS_SPIM_SS,
146 |     input      HPS_UART_RX,
147 |     output     HPS_UART_TX,
148 |     input      HPS_USB_CLKOUT,
149 |     inout [7:0] HPS_USB_DATA,
150 |     input      HPS_USB_DIR,
151 |     input      HPS_USB_NXT,
152 |     output     HPS_USB_STP,
153 |
154 ////////////// IRDA ///////////
155 |     input      IRDA_RXD,
156 |     output     IRDA_TXD,
157 |
158 ////////////// KEY ///////////
159 |     input [3:0] KEY,
160 |
161 ////////////// LEDR ///////////
162 |     output [9:0] LEDR,
163 |
164 ////////////// PS2 ///////////
165 |     inout      PS2_CLK,
166 |     inout      PS2_CLK2,
167 |     inout      PS2_DAT,
168 |     inout      PS2_DAT2,
169 |
170 ////////////// SW ///////////
171 |     input [9:0] SW,
172 |
173 ////////////// TD ///////////
174 |     input      TD_CLK27,
175 |     input [7:0] TD_DATA,
176 |     input      TD_HS,
177 |     output     TD_RESET_N,
178 |     input      TD_VS,
179 |
180 |
181 ////////////// VGA ///////////
182 |     output [7:0] VGA_B,
183 |     output     VGA_BLANK_N,
184 |     output     VGA_CLK,
185 |     output [7:0] VGA_G,
186 |     output     VGA_HS,
187 |     output [7:0] VGA_R,
188 |     output     VGA_SYNC_N,
189 |     output     VGA_VS
190 );
191
192     soc_system soc_system0(
193         .clk_clk
194             ( CLOCK_50 ),

```

```

194     .reset_reset_n          ( 1'b1 ),  

195  

196     .hps_ddr3_mem_a         ( HPS_DDR3_ADDR ),  

197     .hps_ddr3_mem_ba        ( HPS_DDR3_BA ),  

198     .hps_ddr3_mem_ck        ( HPS_DDR3_CK_P ),  

199     .hps_ddr3_mem_ck_n      ( HPS_DDR3_CK_N ),  

200     .hps_ddr3_mem_cke       ( HPS_DDR3_CKE ),  

201     .hps_ddr3_mem_cs_n      ( HPS_DDR3_CS_N ),  

202     .hps_ddr3_mem_ras_n     ( HPS_DDR3_RAS_N ),  

203     .hps_ddr3_mem_cas_n     ( HPS_DDR3_CAS_N ),  

204     .hps_ddr3_mem_we_n      ( HPS_DDR3_WE_N ),  

205     .hps_ddr3_mem_reset_n   ( HPS_DDR3_RESET_N ),  

206     .hps_ddr3_mem_dq        ( HPS_DDR3_DQ ),  

207     .hps_ddr3_mem_dqs       ( HPS_DDR3_DQS_P ),  

208     .hps_ddr3_mem_dqs_n     ( HPS_DDR3_DQS_N ),  

209     .hps_ddr3_mem_odt       ( HPS_DDR3_ODT ),  

210     .hps_ddr3_mem_dm        ( HPS_DDR3_DM ),  

211     .hps_ddr3_oct_rzqin    ( HPS_DDR3_RZQ ),  

212  

213     .hps_hps_io_emac1_inst_TX_CLK ( HPS_ENET_GTX_CLK ),  

214     .hps_hps_io_emac1_inst_RXD0 ( HPS_ENET_RX_DATA[0] ),  

215     .hps_hps_io_emac1_inst_RXD1 ( HPS_ENET_RX_DATA[1] ),  

216     .hps_hps_io_emac1_inst_RXD2 ( HPS_ENET_RX_DATA[2] ),  

217     .hps_hps_io_emac1_inst_RXD3 ( HPS_ENET_RX_DATA[3] ),  

218     .hps_hps_io_emac1_inst_RXD0 ( HPS_ENET_RX_DATA[0] ),  

219     .hps_hps_io_emac1_inst_RXD1 ( HPS_ENET_RX_DATA[1] ),  

220     .hps_hps_io_emac1_inst_RXD2 ( HPS_ENET_RX_DATA[2] ),  

221     .hps_hps_io_emac1_inst_RXD3 ( HPS_ENET_RX_DATA[3] ),  

222  

223     .hps_hps_io_sdio_inst_CMD ( HPS_SD_CMD ),  

224     .hps_hps_io_sdio_inst_D0 ( HPS_SD_DATA[0] ),  

225     .hps_hps_io_sdio_inst_D1 ( HPS_SD_DATA[1] ),  

226     .hps_hps_io_sdio_inst_D2 ( HPS_SD_CLK ),  

227     .hps_hps_io_sdio_inst_D3 ( HPS_SD_DATA[2] ),  

228     .hps_hps_io_sdio_inst_D4 ( HPS_SD_DATA[3] ),  

229  

230     .hps_hps_io_usb1_inst_D0 ( HPS_USB_DATA[0] ),  

231     .hps_hps_io_usb1_inst_D1 ( HPS_USB_DATA[1] ),  

232     .hps_hps_io_usb1_inst_D2 ( HPS_USB_DATA[2] ),  

233     .hps_hps_io_usb1_inst_D3 ( HPS_USB_DATA[3] ),  

234  

235     .hps_hps_io_usb1_inst_D4 ( HPS_USB_DATA[4] ),  

236     .hps_hps_io_usb1_inst_D5 ( HPS_USB_DATA[5] ),  

237     .hps_hps_io_usb1_inst_D6 ( HPS_USB_DATA[6] ),  

238     .hps_hps_io_usb1_inst_D7 ( HPS_USB_DATA[7] ),  

239  

240     .hps_hps_io_usb1_inst_CLK ( HPS_USB_CLKOUT ),  

241     .hps_hps_io_usb1_inst_STP ( HPS_USB_STP ),  

242     .hps_hps_io_usb1_inst_DIR ( HPS_USB_DIR ),  

243     .hps_hps_io_usb1_inst_NXT ( HPS_USB_NXT ),  

244  

245     .hps_hps_io_spim1_inst_CLK ( HPS_SPI_MOSI ),  

246     .hps_hps_io_spim1_inst_MOSI ( HPS_SPI_MOSI ),

```

```

250     .hps_hps_io_spim1_inst_MISO    ( HPS_SPIM_MISO ),  

251     .hps_hps_io_spim1_inst_SS0    ( HPS_SPIM_SS   ),  

252  

253     .hps_hps_io_uart0_inst_RX    ( HPS_UART_RX    ),  

254     .hps_hps_io_uart0_inst_TX    ( HPS_UART_TX    ),  

255  

256     .hps_hps_io_i2c0_inst_SDA    ( HPS_I2C1_SDAT    ),  

257     .hps_hps_io_i2c0_inst_SCL    ( HPS_I2C1_SCLK    ),  

258  

259     .hps_hps_io_i2c1_inst_SDA    ( HPS_I2C2_SDAT    ),  

260     .hps_hps_io_i2c1_inst_SCL    ( HPS_I2C2_SCLK    ),  

261  

262     .hps_hps_io_gpio_inst_GPIO09  ( HPS_CONV_USB_N ),  

263     .hps_hps_io_gpio_inst_GPIO35  ( HPS_ENET_INT_N ),  

264     .hps_hps_io_gpio_inst_GPIO40  ( HPS_LTC_GPIO ),  

265  

266     .hps_hps_io_gpio_inst_GPIO48  ( HPS_I2C_CONTROL ),  

267     .hps_hps_io_gpio_inst_GPIO53  ( HPS_LED ),  

268     .hps_hps_io_gpio_inst_GPIO54  ( HPS_KEY ),  

269     .hps_hps_io_gpio_inst_GPIO61  ( HPS_GSENSOR_INT ),  

270  

271     .notes_ledr_n ( LEDR[7:0] ),  

272     .notes_key_n ( KEY ),  

273     .notes_pins_n ( GPIO_1[5:0] ),  

274     .vga_r ( VGA_R ),  

275     .vga_g ( VGA_G ),  

276     .vga_b ( VGA_B ),  

277     .vga_clk ( VGA_CLK ),  

278     .vga_hs ( VGA_HS ),  

279     .vga_vs ( VGA_VS ),  

280     .vga_blank_n ( VGA_BLANK_N ),  

281     .vga_sync_n ( VGA_SYNC_N )  

282 );  

283  

284 // The following quiet the "no driver" warnings for output  

285 // pins and should be removed if you use any of these peripherals  

286  

287 assign ADC_CS_N = SW[1] ? SW[0] : 1'bZ;  

288 assign ADC_DIN = SW[0];  

289 assign ADC_SCLK = SW[0];  

290  

291 assign AUD_ADCLRCK = SW[1] ? SW[0] : 1'bZ;  

292 assign AUD_BCLK = SW[1] ? SW[0] : 1'bZ;  

293 assign AUD_DACDAT = SW[0];  

294 assign AUD_DACLRCK = SW[1] ? SW[0] : 1'bZ;  

295 assign AUD_XCK = SW[0];  

296  

297 assign DRAM_ADDR = { 13{ SW[0] } } ;  

298 assign DRAM_BA = { 2{ SW[0] } } ;  

299 assign DRAM_DQ = SW[1] ? { 16{ SW[0] } } : 16'bZ;  

300 assign {DRAM_CAS_N, DRAM_CKE, DRAM_CLK, DRAM_CS_N,  

301         DRAM_LDQM, DRAM_RAS_N, DRAM_UDQM, DRAM_WE_N} = { 8{SW[0]} } ;  

302  

303 assign FAN_CTRL = SW[0];  

304  

305 assign FPGA_I2C_SCLK = SW[0];

```

```

306 assign FPGA_I2C_SDAT = SW[1] ? SW[0] : 1'bZ;
307
308 assign GPIO_0 = SW[1] ? { 36{ SW[0] } } : 36'bZ;
309 //assign GPIO_1 = SW[1] ? { 36{ SW[0] } } : 36'bZ;
310 assign GPIO_1 [35:6] = SW[1] ? { 36{ SW[0] } } : 36'bZ;
311
312 assign HEX0 = { 7{ SW[1] } };
313 assign HEX1 = { 7{ SW[2] } };
314 assign HEX2 = { 7{ SW[3] } };
315 assign HEX3 = { 7{ SW[4] } };
316 assign HEX4 = { 7{ SW[5] } };
317 assign HEX5 = { 7{ SW[6] } };
318
319 assign IRDA_TXD = SW[0];
320
321 assign LEDR[9:8] = { 2{SW[7]} };
322
323 assign PS2_CLK = SW[1] ? SW[0] : 1'bZ;
324 assign PS2_CLK2 = SW[1] ? SW[0] : 1'bZ;
325 assign PS2_DAT = SW[1] ? SW[0] : 1'bZ;
326 assign PS2_DAT2 = SW[1] ? SW[0] : 1'bZ;
327
328 assign TD_RESET_N = SW[0];
329
330
331
332 endmodule
333

```

## hardware/vga\_framebuffer.sv

```

1 /*
2  * Avalon memory-mapped peripheral that generates VGA
3  *
4  * Stephen A. Edwards
5  * Columbia University
6 */
7
8 module vga_framebuffer (
9   input logic clk,
10  input logic reset,
11  input logic [31:0] writedata, // Format: {9 unused bits, 17-bit pixel number, 6-
bit pixel data}
12  input logic write,
13  input chipselect,
14  input logic [1:0] address, // Unused, because a 17-bit address is weird
15
16  output logic [7:0] VGA_R,
17  VGA_G,
18  VGA_B,
19  output logic      VGA_CLK,
20  VGA_HS,
21  VGA_VS,
22  VGA_BLANK_n,
23  output logic      VGA_SYNC_n

```

```

24 );
25
26 logic [10:0] hcount;
27 logic [ 9:0] vcount;
28 logic [ 8:0] pixel_y;
29 logic [ 9:0] pixel_x;
30 logic [16:0] read_addr, write_addr;
31
32 logic [7:0] background_r, background_g, background_b;
33 logic [5:0] write_data, pixel_data;
34 logic write_mem;
35
36 assign pixel_y = vcount[8:0];
37 assign pixel_x = hcount[10:1] - 10'd244; // Offset by 1 b/c we need a clock
cycle to read
38 assign read_addr = {pixel_y, pixel_x[7:0]};
39
40 vga_counters counters (
41     .clk50(clk),
42     .* 
43 );
44
45
46 vga_mem mem (
47     .clk(clk),
48     .ra(read_addr),
49     .wa(write_addr),
50     .write(write_mem),
51     .wd(write_data),
52     .rd(pixel_data)
53 );
54
55 always_ff @(posedge clk)
56 if (reset) begin
57     background_r <= 8'h0;
58     background_g <= 8'h0;
59     background_b <= 8'h80;
60     write_addr <= 17'h0;
61     write_data <= 8'h0;
62     write_mem <= 1'd0;
63 end else begin
64     write_mem <= 1'd0;
65     if (chipselect && write) begin
66         //write_addr <= 17'd5;
67         write_addr <= wridata[22:6]; // Extracting 17-bit pixel number from
wridata
68         write_data <= wridata[5:0]; // Extracting 8-bit pixel data from wridata
69         write_mem <= 1'd1;
70     end
71 end
72
73
74 always_comb begin
75     {VGA_R, VGA_G, VGA_B} = {8'h0, 8'h0, 8'h0};
76     if (VGA_BLANK_n) begin
77         if (hcount[10:1] >= 10'd245 && hcount[10:1] < 10'd395 && vcount[9:0] < 10'd480)
begin

```

```

78     case (pixel_data)
79       6'd0: {VGA_R, VGA_G, VGA_B} = 24'h000000; // Black
80       6'd1: {VGA_R, VGA_G, VGA_B} = 24'hffffff; // White
81       6'd2: {VGA_R, VGA_G, VGA_B} = 24'hff0000; // Red
82       6'd3: {VGA_R, VGA_G, VGA_B} = 24'h00ff00; // Green
83       6'd4: {VGA_R, VGA_G, VGA_B} = 24'h0000ff; // Blue
84       6'd5: {VGA_R, VGA_G, VGA_B} = 24'h14d345; // Light_green
85       6'd6: {VGA_R, VGA_G, VGA_B} = 24'h11a132; // Middle_green
86       6'd7: {VGA_R, VGA_G, VGA_B} = 24'h10a237; // Dark_green
87       6'd8: {VGA_R, VGA_G, VGA_B} = 24'hd3362f; // Light_red
88       6'd9: {VGA_R, VGA_G, VGA_B} = 24'h9a2a26; // Middle_red
89       6'd10: {VGA_R, VGA_G, VGA_B} = 24'h9b2929; // Dark_red
90       6'd11: {VGA_R, VGA_G, VGA_B} = 24'hfef335; // Light_yellow
91       6'd12: {VGA_R, VGA_G, VGA_B} = 24'hc5bd1a; // Middle_yellow
92       6'd13: {VGA_R, VGA_G, VGA_B} = 24'hcfbd3d; // Dark_yellow
93       6'd14: {VGA_R, VGA_G, VGA_B} = 24'h5375e0; // Light_blue
94       6'd15: {VGA_R, VGA_G, VGA_B} = 24'h3b59af; // Middle_blue
95       6'd16: {VGA_R, VGA_G, VGA_B} = 24'h4059ab; // Dark_blue
96       6'd17: {VGA_R, VGA_G, VGA_B} = 24'hda562b; // Light_orange
97       6'd18: {VGA_R, VGA_G, VGA_B} = 24'h8b3518; // Middle_orange
98       6'd19: {VGA_R, VGA_G, VGA_B} = 24'h8f3719; // Dark_orange
99       default: {VGA_R, VGA_G, VGA_B} = 24'hffffff; // Default to white
100   endcase
101 end else begin
102   {VGA_R, VGA_G, VGA_B} = {background_r, background_g, background_b};
103 end
104 end
105 end
106
107 endmodule
108
109 module vga_mem (
110   input logic clk,
111   input logic [16:0] ra,
112   wa,
113   input logic write,
114   input logic [5:0] wd,
115   output logic [5:0] rd
116 );
117
118   logic [5:0] data[122775:0]; // 480 rows * 256 offset / row, plus up to 150 col
offset
119   always_ff @(posedge clk) begin
120     if (write) data[wa] <= wd;
121     rd <= data[ra];
122   end
123 endmodule
124
125 module vga_counters (
126   input logic      clk50,
127   reset,
128   output logic [10:0] hcount, // hcount[10:1] is pixel column
129   output logic [ 9:0] vcount, // vcount[9:0] is pixel row
130   output logic      VGA_CLK,
131   VGA_HS,
132   VGA_VS,

```

```

133     VGA_BLANK_n,
134     VGA_SYNC_n
135 );
136
137 /*
138 * 640 X 480 VGA timing for a 50 MHz clock: one pixel every other cycle
139 *
140 * HCOUNT 1599 0           1279       1599 0
141 *
142 * _____|_____ Video _____|_____ Video _____
143 *
144 *
145 * |SYNC| BP |<- HACTIVE -->|FP|SYNC| BP |<- HACTIVE
146 *
147 * |_____|_____ VGA_HS _____|_____|_____
148 */
149 // Parameters for hcount
150 parameter HACTIVE      = 11'd 1280,
151             HFRONT_PORCH = 11'd 32,
152             HSYNC        = 11'd 192,
153             HBACK_PORCH  = 11'd 96,
154             HTOTAL       = HACTIVE + HFRONT_PORCH + HSYNC +
155                           HBACK_PORCH; // 1600
156
157 // Parameters for vcount
158 parameter VACTIVE      = 10'd 480,
159             VFRONT_PORCH = 10'd 10,
160             VSYNC        = 10'd 2,
161             VBACK_PORCH  = 10'd 33,
162             VTOTAL       = VACTIVE + VFRONT_PORCH + VSYNC +
163                           VBACK_PORCH; // 525
164
165 logic endOfLine;
166
167 always_ff @(posedge clk50 or posedge reset)
168   if (reset) hcount <= 0;
169   else if (endOfLine) hcount <= 0;
170   else hcount <= hcount + 11'd1;
171
172 assign endOfLine = hcount == HTOTAL - 1;
173
174 logic endOfField;
175
176 always_ff @(posedge clk50 or posedge reset)
177   if (reset) vcount <= 0;
178   else if (endOfLine)
179     if (endOfField) vcount <= 0;
180     else vcount <= vcount + 10'd1;
181
182 assign endOfField = vcount == VTOTAL - 1;
183
184 // Horizontal sync: from 0x520 to 0x5DF (0x57F)
185 // 101 0010 0000 to 101 1101 1111
186 assign VGA_HS = !((hcount[10:8] == 3'b101) & !(hcount[7:5] == 3'b111));
187 assign VGA_VS = !(vcount[9:1] == (VACTIVE + VFRONT_PORCH) / 2);
188

```

```

189 assign VGA_SYNC_n = 1'b0; // For putting sync on the green signal; unused
190
191 // Horizontal active: 0 to 1279      Vertical active: 0 to 479
192 // 101 0000 0000 1280              01 1110 0000 480
193 // 110 0011 1111 1599            10 0000 1100 524
194 assign VGA_BLANK_n = !( hcount[10] & (hcount[9] | hcount[8]) ) &
195     !( vcount[9] | (vcount[8:5] == 4'b1111) );
196
197 /* VGA_CLK is 25 MHz
198 *
199 * clk50    _|_|_||_|_
200 *
201 *
202 * hcount[0]__|_____|_____|_
203 */
204 assign VGA_CLK = hcount[0]; // 25 MHz clock: rising edge sensitive
205
206 endmodule
207

```

## hardware/vga\_framebuffer\_hw.tcl

```

1 # TCL File Generated by Component Editor 21.1
2 # Fri May 10 12:04:38 EDT 2024
3 # DO NOT MODIFY
4
5
6 #
7 # vga_framebuffer "VGA Framebuffer" v1.0
8 # 2024.05.10.12:04:38
9 #
10 #
11 #
12 #
13 # request TCL package from ACDS 16.1
14 #
15 package require -exact qsys 16.1
16
17
18 #
19 # module vga_framebuffer
20 #
21 set_module_property DESCRIPTION ""
22 set_module_property NAME vga_framebuffer
23 set_module_property VERSION 1.0
24 set_module_property INTERNAL false
25 set_module_property OPAQUE_ADDRESS_MAP true
26 set_module_property AUTHOR ""
27 set_module_property DISPLAY_NAME "VGA Framebuffer"
28 set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
29 set_module_property EDITABLE true
30 set_module_property REPORT_TO_TALKBACK false
31 set_module_property ALLOW_GREYBOX_GENERATION false
32 set_module_property REPORT_HIERARCHY false
33

```

```
34 set_module_assignment embeddedsw.dts.vendor "csee4840"
35 set_module_assignment embeddedsw.dts.name "vga_framebuffer"
36 set_module_assignment embeddedsw.dts.group "vga"
37
38 #
39 # file sets
40 #
41 add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
42 set_fileset_property QUARTUS_SYNTH TOP_LEVEL vga_framebuffer
43 set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
44 set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
45 add_fileset_file vga_framebuffer.sv SYSTEM_VERILOG PATH vga_framebuffer.sv
TOP_LEVEL_FILE
46
47
48 #
49 # parameters
50 #
51
52
53 #
54 # display items
55 #
56
57
58 #
59 # connection point clock
60 #
61 add_interface clock clock end
62 set_interface_property clock clockRate 0
63 set_interface_property clock ENABLED true
64 set_interface_property clock EXPORT_OF ""
65 set_interface_property clock PORT_NAME_MAP ""
66 set_interface_property clock CMSIS_SVD_VARIABLES ""
67 set_interface_property clock SVD_ADDRESS_GROUP ""
68
69 add_interface_port clock clk clk Input 1
70
71
72 #
73 # connection point reset
74 #
75 add_interface reset reset end
76 set_interface_property reset associatedClock clock
77 set_interface_property reset synchronousEdges DEASSERT
78 set_interface_property reset ENABLED true
79 set_interface_property reset EXPORT_OF ""
80 set_interface_property reset PORT_NAME_MAP ""
81 set_interface_property reset CMSIS_SVD_VARIABLES ""
82 set_interface_property reset SVD_ADDRESS_GROUP ""
83
84 add_interface_port reset reset Input 1
85
86
87 #
88 # connection point avalon_slave_0
```

```

89 #
90 add_interface avalon_slave_0 avalon end
91 set_interface_property avalon_slave_0 addressUnits WORDS
92 set_interface_property avalon_slave_0 associatedClock clock
93 set_interface_property avalon_slave_0 associatedReset reset
94 set_interface_property avalon_slave_0 bitsPerSymbol 8
95 set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
96 set_interface_property avalon_slave_0 burstcountUnits WORDS
97 set_interface_property avalon_slave_0 explicitAddressSpan 0
98 set_interface_property avalon_slave_0 holdTime 0
99 set_interface_property avalon_slave_0 linewrapBursts false
100 set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
101 set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
102 set_interface_property avalon_slave_0 readLatency 0
103 set_interface_property avalon_slave_0 readWaitTime 1
104 set_interface_property avalon_slave_0 setupTime 0
105 set_interface_property avalon_slave_0 timingUnits Cycles
106 set_interface_property avalon_slave_0 writeWaitTime 0
107 set_interface_property avalon_slave_0 ENABLED true
108 set_interface_property avalon_slave_0 EXPORT_OF ""
109 set_interface_property avalon_slave_0 PORT_NAME_MAP ""
110 set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
111 set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

112
113 add_interface_port avalon_slave_0 writedata writedata Input 32
114 add_interface_port avalon_slave_0 write write Input 1
115 add_interface_port avalon_slave_0 chipselect chipselect Input 1
116 add_interface_port avalon_slave_0 address address Input 2
117 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
118 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
119 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage
0
120 set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0
121
122
123 #
124 # connection point vga
125 #
126 add_interface vga conduit end
127 set_interface_property vga associatedClock clock
128 set_interface_property vga associatedReset ""
129 set_interface_property vga ENABLED true
130 set_interface_property vga EXPORT_OF ""
131 set_interface_property vga PORT_NAME_MAP ""
132 set_interface_property vga CMSIS_SVD_VARIABLES ""
133 set_interface_property vga SVD_ADDRESS_GROUP ""

134
135 add_interface_port vga VGA_B b Output 8
136 add_interface_port vga VGA_BLANK_n blank_n Output 1
137 add_interface_port vga VGA_CLK clk Output 1
138 add_interface_port vga VGA_G g Output 8
139 add_interface_port vga VGA_HS hs Output 1
140 add_interface_port vga VGA_R r Output 8
141 add_interface_port vga VGA_SYNC_n sync_n Output 1
142 add_interface_port vga VGA_VS vs Output 1
143

```



# Folder software

## 23 printable files

```
software/Makefile
software/colors.c
software/colors.h
software/fbputchar.c
software/fbputchar.h
software/game_logic.c
software/generate_verilog_colors.py
software/global_consts.h
software/guitar_reader.c
software/guitar_reader.h
software/guitar_state.c
software/guitar_state.h
software/helpers.c
software/helpers.h
software/high_score.txt
software/single_note_commaless.txt
software/song_data.h
software/sprites.c
software/sprites.h
software/vga_emulator.c
software/vga_emulator.h
software/vga_framebuffer.c
software/vga_framebuffer.h
```

## software/Makefile

```
1  ifneq (${KERNELRELEASE},)
2      # KERNELRELEASE defined: we are being compiled as part of the Kernel
3      obj-m := vga_FRAMEBUFFER.o guitar_reader.o
4  endif
5
6  CC=gcc
7  CFLAGS=-Wall -Wextra -pedantic -std=c99 -D_XOPEN_SOURCE=600
8  LDFLAGS=-lSDL2 -lpthread -lpng -lm
9
10 SRCS=game_logic.c sprites.c vga_emulator.c guitar_state.c colors.c helpers.c
11 fbputchar.c
12 OBJS=$(SRCS:.c=.o)
13 TARGET=game_logic
14 KERNEL_SOURCE := /usr/src/linux-headers-$(shell uname -r)
15 PWD := $(shell pwd)
16
17 all: $(TARGET)
18
19 $(TARGET): $(OBJJS)
20     $(CC) $(CFLAGS) $(OBJJS) -o $(TARGET) $(LDFLAGS)
21
22 modules:
23     ${MAKE} -C ${KERNEL_SOURCE} SUBDIRS=${PWD} modules CFLAGS="$(CFLAGS)"
24
25 clean:
26     rm -f $(OBJJS) $(TARGET)
```

```
27 ${MAKE} -C ${KERNEL_SOURCE} SUBDIRS=${PWD} clean  
28 ${RM} vga_framebuffer.ko  
29  
30 .PHONY: all clean  
31
```

## software/colors.c

```
48 [MIDDLE_ORANGE] = {139, 53, 24},  
49 [DARK_ORANGE] = {143, 55, 25}};
```

## software/colors.h

```
1 /* colors.h  
2 *  
3 * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski  
4 * Columbia University CSEE 4840 - Embedded Systems  
5 */  
6  
7 #ifndef COLORS_H  
8 #define COLORS_H  
9  
10 typedef struct {  
11     unsigned char R;  
12     unsigned char G;  
13     unsigned char B;  
14 } RGB;  
15  
16 typedef enum {  
17     BLACK,  
18     WHITE,  
19     RED,  
20     GREEN,  
21     BLUE,  
22     // Note sprite colors  
23     LIGHT_GREEN,  
24     MIDDLE_GREEN,  
25     DARK_GREEN,  
26     LIGHT_RED,  
27     MIDDLE_RED,  
28     DARK_RED,  
29     LIGHT_YELLOW,  
30     MIDDLE_YELLOW,  
31     DARK_YELLOW,  
32     LIGHT_BLUE,  
33     MIDDLE_BLUE,  
34     DARK_BLUE,  
35     LIGHT_ORANGE,  
36     MIDDLE_ORANGE,  
37     DARK_ORANGE,  
38     COLOR_COUNT // Gives number of predefined colors  
39 } Color;  
40  
41 int get_color_index(  
42     Color color); // Maps a Color to an int, or returns -1 if not found  
43 int get_color_from_rgb(  
44     RGB color); // Maps an RGB to an int, or returns -1 if not found  
45  
46 extern RGB palette[COLOR_COUNT]; // Color palette  
47  
48 #define BACKGROUND_COLOR palette[BLACK];  
49  
50 #endif /* COLORS_H */
```

## software/fbputchar.c

```

1  /* fbputchar.c: Framebuffer character generator
2  *
3  *
4  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
5  * Columbia University CSEE 4840 - Embedded Systems
6  *
7  * Adapted from code by Stephen A. Edwards, Columbia University
8  *
9  * Assumes 32bpp
10 *
11 */
12 #include "fbputchar.h"
13 #include "global_consts.h"
14
15 #include <fcntl.h>
16 #include <sys/ioctl.h>
17 #include <sys/mman.h>
18 #include <sys/stat.h>
19 #include <sys/types.h>
20
21 #include <linux/fb.h>
22
23 #include <stdio.h>
24 #include <unistd.h>
25
26 #define FONT_WIDTH 8
27 #define FONT_HEIGHT 16
28 #define BITS_PER_PIXEL 32
29 #define LINE_LENGTH WINDOW_WIDTH * 4
30
31 /* 8 X 16 console font from /lib/kbd/consolefonts/lat0-16.psfu.gz
32
33 od --address-radix=n --width=16 -v -t xl -j 4 -N 2048 lat0-16.psfu
34
35 */
36 static unsigned char font[2048] = {
37     0x00, 0x00, 0x7e, 0xc3, 0x99, 0x99, 0xf3, 0xe7, 0xe7, 0xff, 0xe7, 0xe7,
38     0x7e, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x76, 0xdc, 0x00,
39     0x76, 0xdc, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x6e, 0xf8,
40     0xd8, 0xd8, 0xdc, 0xd8, 0xd8, 0xd8, 0xf8, 0x6e, 0x00, 0x00, 0x00, 0x00, 0x00,
41     0x00, 0x00, 0x00, 0x00, 0x00, 0x6e, 0xdb, 0xdb, 0xdf, 0xd8, 0xdb, 0x6e,
42     0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x38, 0x7c, 0xfe,
43     0x7c, 0x38, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x88, 0x88, 0xf8,
44     0x88, 0x88, 0x00, 0x3e, 0x08, 0x08, 0x08, 0x08, 0x08, 0x00, 0x00, 0x00, 0x00,
45     0x00, 0xf8, 0x80, 0xe0, 0x80, 0x80, 0x00, 0x3e, 0x20, 0x38, 0x20, 0x20,
46     0x00, 0x00, 0x00, 0x00, 0x00, 0x70, 0x88, 0x80, 0x88, 0x70, 0x00, 0x3c,
47     0x22, 0x3c, 0x24, 0x22, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x80, 0x80,
48     0x80, 0xf8, 0x00, 0x3e, 0x20, 0x38, 0x20, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00,
49     0x11, 0x44, 0x11, 0x44, 0x11, 0x44, 0x11, 0x44, 0x11, 0x44, 0x11, 0x44, 0x11,
50     0x11, 0x44, 0x11, 0x44, 0x55, 0xaa, 0x55, 0xaa, 0x55, 0xaa, 0x55, 0xaa, 0x55,
51     0x55, 0xaa, 0x55, 0xaa, 0x55, 0xaa, 0x55, 0xaa, 0xdd, 0x77, 0x77, 0x77,
```

52       0xdd, 0x77, 0xdd, 0x77, 0xdd, 0x77, 0xdd, 0x77, 0xdd, 0x77, 0xdd, 0x77,  
53       0xff,  
54       0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
55       0xff,  
56       0xff, 0xff, 0xff, 0x00,  
57       0xf0,  
58       0xf0, 0xf0, 0xf0, 0xf0, 0x0f, 0x0f, 0x0f, 0x0f, 0x0f, 0x0f, 0x0f, 0x0f, 0x0f,  
59       0x0f, 0x88, 0xc8, 0xa8,  
60       0x98, 0x88, 0x00, 0x20, 0x20, 0x20, 0x20, 0x3e, 0x00, 0x00, 0x00, 0x00, 0x00,  
61       0x00, 0x88, 0x88, 0x50, 0x50, 0x20, 0x00, 0x3e, 0x08, 0x08, 0x08, 0x08, 0x08,  
62       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0e, 0x38, 0xe0, 0x38,  
63       0x0e, 0x00, 0xfe, 0x00,  
64       0xe0, 0x38, 0x0e, 0x38, 0xe0, 0x00, 0xfe, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
65       0x00, 0x00, 0x00, 0x06, 0x0c, 0xfe, 0x18, 0x30, 0xfe, 0x60, 0xc0, 0x00,  
66       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x06, 0x1e, 0x7e, 0xfe,  
67       0x7e, 0x1e, 0x06, 0x00,  
68       0xc0, 0xf0, 0xfc, 0xfe, 0xfc, 0xf0, 0xc0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
69       0x00, 0x00, 0x18, 0x3c, 0x7e, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,  
70       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,  
71       0x18, 0x7e, 0x3c, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
72       0x00, 0x18, 0x0c, 0xfe, 0x0c, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
73       0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 0x60, 0xfe, 0x60, 0x30, 0x00, 0x00,  
74       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x3c, 0x7e, 0x18, 0x18, 0x18,  
75       0x18, 0x7e, 0x3c, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
76       0x00, 0x28, 0x6c, 0xfe, 0x6c, 0x28, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
77       0x00, 0x00, 0x00, 0x00, 0x06, 0x36, 0x66, 0xfe, 0x60, 0x30, 0x00, 0x00,  
78       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xfe, 0x6e,  
79       0x6c, 0x6c, 0x6c, 0x6c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
80       0x00,  
81       0x00, 0x00, 0x18, 0x3c, 0x3c, 0x3c, 0x18, 0x18, 0x18, 0x18, 0x00, 0x18, 0x18,  
82       0x00, 0x00, 0x00, 0x00, 0x00, 0x66, 0x66, 0x66, 0x24, 0x00, 0x00, 0x00, 0x00,  
83       0x00, 0x6c,  
84       0x6c, 0xfe, 0x6c, 0x6c, 0x6c, 0xfe, 0x6c, 0x6c, 0x00, 0x00, 0x00, 0x00, 0x00,  
85       0x00, 0x10, 0x10, 0x7c, 0xd6, 0xd0, 0xd0, 0x7c, 0x16, 0x16, 0xd6, 0x7c,  
86       0x10, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc2, 0xc6, 0x0c, 0x18,  
87       0x30, 0x60, 0xc6, 0x86, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x38, 0x6c,  
88       0x6c, 0x38, 0x76, 0xdc, 0xcc, 0xcc, 0xcc, 0x76, 0x00, 0x00, 0x00, 0x00, 0x00,  
89       0x00, 0x18, 0x18, 0x18, 0x30, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
90       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0c, 0x18, 0x30, 0x30, 0x30, 0x30, 0x30,  
91       0x30, 0x30, 0x18, 0x0c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 0x18,  
92       0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x18, 0x30, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
93       0x00, 0x00, 0x00, 0x00, 0x00, 0x66, 0x3c, 0xff, 0x3c, 0x66, 0x00, 0x00,  
94       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x18, 0x7e,  
95       0x18, 0x18, 0x00,  
96       0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x18, 0x18, 0x30, 0x00, 0x00, 0x00, 0x00,  
97       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x00, 0x00, 0x00, 0x00, 0x00,  
98       0x00,  
99       0x00, 0x00, 0x18, 0x18, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
100       0x00, 0x06, 0x0c, 0x18, 0x30, 0x60, 0xc0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
101       0x00, 0x00, 0x7c, 0xc6, 0xce, 0xce, 0xd6, 0xd6, 0xe6, 0xe6, 0xc6, 0x7c,  
102       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x38, 0x78, 0x18, 0x18, 0x18,  
103       0x18, 0x18, 0x18, 0x7e, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7c, 0xc6,  
104       0x06, 0x0c, 0x18, 0x30, 0x60, 0xc0, 0xc6, 0xfe, 0x00, 0x00, 0x00, 0x00, 0x00,  
105       0x00, 0x00, 0x7c, 0xc6, 0x06, 0x06, 0x3c, 0x06, 0x06, 0x06, 0x06, 0xc6, 0x7c,  
106       0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0c, 0x1c, 0x3c, 0x6c, 0xcc, 0xfe,  
107       0x0c, 0x0c, 0x0c, 0x1e, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0c0,

108 0xc0, 0xc0, 0xfc, 0x06, 0x06, 0x06, 0xc6, 0x7c, 0x00, 0x00, 0x00, 0x00, 0x00,  
109 0x00, 0x00, 0x38, 0x60, 0xc0, 0xfc, 0xc6, 0xc6, 0xc6, 0xc6, 0x7c,  
110 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xc6, 0x06, 0x06, 0x0c, 0x18,  
111 0x30, 0x30, 0x30, 0x30, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7c, 0xc6,  
112 0xc6, 0xc6, 0x7c, 0xc6, 0xc6, 0xc6, 0x7c, 0x7c, 0x00, 0x00, 0x00, 0x00, 0x00,  
113 0x00, 0x00, 0x7c, 0xc6, 0xc6, 0xc6, 0x7e, 0x06, 0x06, 0x06, 0x0c, 0x78,  
114 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x18, 0x18, 0x00, 0x00,  
115 0x00, 0x18, 0x18, 0x00,  
116 0x18, 0x18, 0x00, 0x00, 0x00, 0x18, 0x18, 0x30, 0x00, 0x00, 0x00, 0x00, 0x00,  
117 0x00, 0x00, 0x00, 0x06, 0x0c, 0x18, 0x30, 0x60, 0x30, 0x18, 0x0c, 0x06,  
118 0x00,  
119 0xfe, 0x00, 0x60,  
120 0x30, 0x18, 0x0c, 0x06, 0x0c, 0x18, 0x30, 0x60, 0x00, 0x00, 0x00, 0x00, 0x00,  
121 0x00, 0x00, 0x7c, 0xc6, 0xc6, 0x0c, 0x18, 0x18, 0x18, 0x00, 0x18, 0x18,  
122 0x00, 0x00, 0x00, 0x00, 0x00, 0x7c, 0xc6, 0xc6, 0xc6, 0xde, 0xde,  
123 0xde, 0xdc, 0xc0, 0x7c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x38,  
124 0x6c, 0xc6, 0xc6, 0xfe, 0xc6, 0xc6, 0xc6, 0xc6, 0x00, 0x00, 0x00, 0x00, 0x00,  
125 0x00, 0x00, 0xfc, 0x66, 0x66, 0x66, 0x7c, 0x66, 0x66, 0x66, 0x66, 0xfc,  
126 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3c, 0x66, 0xc2, 0xc0, 0xc0, 0xc0,  
127 0xc0, 0xc2, 0x66, 0x3c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x6c,  
128 0x66, 0x66, 0x66, 0x66, 0x66, 0x66, 0x6c, 0xf8, 0x00, 0x00, 0x00, 0x00,  
129 0x00, 0x00, 0xfe, 0x66, 0x62, 0x68, 0x78, 0x68, 0x60, 0x62, 0x66, 0xfe,  
130 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x66, 0x62, 0x68, 0x78, 0x68,  
131 0x60, 0x60, 0x60, 0xf0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3c, 0x66,  
132 0xc2, 0xc0, 0xc0, 0xde, 0xc6, 0xc6, 0x66, 0x3a, 0x00, 0x00, 0x00, 0x00, 0x00,  
133 0x00, 0x00, 0xc6, 0xc6, 0xc6, 0xc6, 0xfe, 0xc6, 0xc6, 0xc6, 0xc6, 0x00,  
134 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3c, 0x18, 0x18, 0x18, 0x18, 0x18,  
135 0x18, 0x18, 0x18, 0x3c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1e, 0x0c,  
136 0x0c, 0x0c, 0x0c, 0x0c, 0xcc, 0xcc, 0xcc, 0x78, 0x00, 0x00, 0x00, 0x00, 0x00,  
137 0x00, 0x00, 0xe6, 0x66, 0x66, 0x6c, 0x78, 0x78, 0x6c, 0x66, 0x66, 0xe6,  
138 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x60, 0x60, 0x60, 0x60, 0x60,  
139 0x60, 0x62, 0x66, 0xfe, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc6, 0xee,  
140 0xfe, 0xfe, 0xd6, 0xc6, 0xc6, 0xc6, 0xc6, 0xc6, 0x00, 0x00, 0x00, 0x00, 0x00,  
141 0x00, 0x00, 0xc6, 0xe6, 0xf6, 0xfe, 0xde, 0xce, 0xc6, 0xc6, 0xc6, 0xc6,  
142 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7c, 0xc6, 0xc6, 0xc6, 0xc6, 0xc6,  
143 0xc6, 0xc6, 0xc6, 0x7c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x66,  
144 0x66, 0x66, 0x7c, 0x60, 0x60, 0x60, 0x60, 0xf0, 0x00, 0x00, 0x00, 0x00,  
145 0x00, 0x00, 0x7c, 0xc6, 0xc6, 0xc6, 0xc6, 0xc6, 0xc6, 0xd6, 0xde, 0x7c,  
146 0x0c, 0x0e, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x66, 0x66, 0x66, 0x7c, 0x6c,  
147 0x66, 0x66, 0x66, 0xe6, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7c, 0xc6,  
148 0xc6, 0x60, 0x38, 0x0c, 0x06, 0xc6, 0xc6, 0x7c, 0x00, 0x00, 0x00, 0x00, 0x00,  
149 0x00, 0x00, 0x7e, 0x7e, 0x5a, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x3c,  
150 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc6, 0xc6, 0xc6, 0xc6, 0xc6, 0xc6,  
151 0xc6, 0xc6, 0xc6, 0x7c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc6, 0xc6,  
152 0xc6, 0xc6, 0xc6, 0xc6, 0xc6, 0x6c, 0x38, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00,  
153 0x00, 0x00, 0xc6, 0xc6, 0xc6, 0xc6, 0xd6, 0xd6, 0xd6, 0xfe, 0xee, 0x6c,  
154 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc6, 0xc6, 0x6c, 0x7c, 0x38, 0x38,  
155 0x7c, 0x6c, 0xc6, 0xc6, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x66, 0x66,  
156 0x66, 0x66, 0x3c, 0x18, 0x18, 0x18, 0x18, 0x3c, 0x00, 0x00, 0x00, 0x00, 0x00,  
157 0x00, 0x00, 0xfe, 0xc6, 0x86, 0x0c, 0x18, 0x30, 0x60, 0xc2, 0xc6, 0xfe,  
158 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x3c, 0x30, 0x30, 0x30, 0x30, 0x30,  
159 0x30, 0x30, 0x30, 0x3c, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
160 0x00, 0xc0, 0x60, 0x30, 0x18, 0x0c, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
161 0x00, 0x00, 0x3c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x3c,  
162 0x00, 0x00, 0x00, 0x00, 0x10, 0x38, 0x6c, 0xc6, 0x00, 0x00, 0x00, 0x00, 0x00,  
163 0x00, 0x00



```

220                         (row * FONT_HEIGHT * 2) * LINE_LENGTH +
221                         (col * FONT_WIDTH * 2) * BITS_PER_PIXEL / 8;
222     for (y = 0; y < FONT_HEIGHT * 2; y++, left += LINE_LENGTH) {
223         pixels = *pixelp;
224         pixel = left;
225         mask = 0x80;
226         for (x = 0; x < FONT_WIDTH; x++) {
227             if (pixels & mask) {
228                 pixel[0] = color.R;
229                 pixel[1] = color.G;
230                 pixel[2] = color.B;
231                 pixel[3] = 0;
232             } else {
233                 pixel[0] = 0;
234                 pixel[1] = 0;
235                 pixel[2] = 0;
236                 pixel[3] = 0;
237             }
238             pixel += 4;
239             if (pixels & mask) {
240                 pixel[0] = color.R;
241                 pixel[1] = color.G;
242                 pixel[2] = color.B;
243                 pixel[3] = 0;
244             } else {
245                 pixel[0] = 0;
246                 pixel[1] = 0;
247                 pixel[2] = 0;
248                 pixel[3] = 0;
249             }
250             pixel += 4;
251             mask >>= 1;
252         }
253         if (y & 0x1)
254             pixelp++;
255     }
256 }
257 */
258 *
259 * Draw the given string at the given row/column.
260 * String must fit on a single line: wrap-around is not handled.
261 */
262 void fbputs(unsigned char *framebuffer, const char *s, int row, int col,
263             RGB color) {
264     char c;
265     while ((c = *s++) != 0)
266         fbputchar(framebuffer, c, row, col++, color);
267 }
268

```

## software/fbputchar.h

```

1  /* fbputchar.h
2  *
3  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski

```

```

4 * Columbia University CSEE 4840 - Embedded Systems
5 *
6 * Adapted from code by Stephen A. Edwards, Columbia University
7 */
8
9 #ifndef _FBPUTCHAR_H
10 #define _FBPUTCHAR_H
11 #include "colors.h"
12
13 extern void fbputchar(unsigned char *, char, int, int, RGB);
14 extern void fbputs(unsigned char *, const char *, int, int, RGB);
15
16 #endif

```

### software/game\_logic.c

```

1 /* game_logic.c
2 *
3 * Runs the main game logic, on the FPGA or in emulation
4 *
5 * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
6 * Columbia University CSEE 4840 - Embedded Systems
7 */
8
9 #include "colors.h"
10 #include "fbputchar.h"
11 #include "global_consts.h"
12 #include "guitar_reader.h"
13 #include "guitar_state.h"
14 #include "helpers.h"
15 #include "song_data.h"
16 #include "sprites.h"
17 #include "vga_emulator.h"
18 #include "vga_framebuffer.h"
19
20 #include <SDL2/SDL_blendmode.h>
21 #include <fcntl.h>
22 #include <linux/fb.h>
23 #include <math.h>
24 #include <ncurses.h>
25 #include <pthread.h>
26 #include <stdio.h>
27 #include <stdlib.h>
28 #include <string.h>
29 #include <sys/ioctl.h>
30 #include <sys/stat.h>
31 #include <sys/time.h>
32 #include <sys/types.h>
33 #include <unistd.h>
34
35 // Set this to 1 to emulate the game. Will not attempt to connect to VGA/drivers
36 int EMULATING_VGA = 1;
37
38 int SCREEN_LINE_LENGTH;
39 int vga_framebuffer_fd, guitar_fd;

```

```

40 | unsigned char *framebuffer;
41 | pthread_mutex_t framebuffer_mutex = PTHREAD_MUTEX_INITIALIZER,
42 |                         controller_mutex = PTHREAD_MUTEX_INITIALIZER;
43 | guitar_state controller_state;
44 |
45 | struct {
46 |     int green;
47 |     int red;
48 |     int yellow;
49 |     int blue;
50 |     int orange;
51 | } color_cols_x = {15, 45, 75, 105, 135};
52 |
53 | void *update_guitar_state(void *arg) {
54 |     (void)arg; // Suppress unused warning
55 |
56 |     while (1) {
57 |         char *guitar_hex = read_note(guitar_fd);
58 |         char *binary_string = hex_string_to_binary(guitar_hex);
59 |
60 |         guitar_state note;
61 |         set_note_guitar(&note, binary_string);
62 |
63 |         pthread_mutex_lock(&controller_mutex);
64 |         controller_state = note;
65 |         pthread_mutex_unlock(&controller_mutex);
66 |
67 |         usleep(16667); // 60 Hz refresh rate
68 |     }
69 |     return NULL;
70 | }
71 |
72 | void *update_framebuffer(void *arg) {
73 |     (void)arg; // Suppress warning
74 |
75 |     while (1) {
76 |         pthread_mutex_lock(&framebuffer_mutex);
77 |         for (int pixel_row = 0; pixel_row < WINDOW_HEIGHT; pixel_row++) {
78 |             for (int pixel_col = 0; pixel_col < WINDOW_WIDTH; pixel_col++) {
79 |                 unsigned char *pixel =
80 |                     framebuffer + (pixel_row * WINDOW_WIDTH + pixel_col) * 4;
81 |                 RGB pixel_rgb = {pixel[2], pixel[1], pixel[0]};
82 |
83 |                 vga_framebuffer_arg_t vfba;
84 |                 vfba.pixel_writedata = pixel_writedata(get_color_from_rgb(pixel_rgb),
85 |                                               pixel_row, pixel_col);
86 |
87 |                 if (ioctl(vga_framebuffer_fd, VGA_FRAMEBUFFER_UPDATE, &vfba)) {
88 |                     perror("ioctl(VGA_FRAMEBUFFER_UPDATE) failed");
89 |                 }
90 |             }
91 |         }
92 |         pthread_mutex_unlock(&framebuffer_mutex);
93 |     }
94 |     return NULL;
95 | }

```



```
152 // 32 bits/pixel = 4 B/pixel
153 unsigned char *next_frame;
154 pthread_t fb_update_thread, guitar_thread;
155 VGAEmulator emulator;
156
157 init_guitar_state(&controller_state);
158
159 if (EMULATING_VGA) {
160     printf("Running in VGA EMULATION MODE\n");
161 }
162
163 if ((framebuffer = malloc(WINDOW_WIDTH * WINDOW_HEIGHT * 4)) == NULL) {
164     perror("Error allocating framebuffer!\n");
165     return 1;
166 }
167
168 SCREEN_LINE_LENGTH = WINDOW_WIDTH * 4;
169
170 if ((next_frame = malloc(WINDOW_WIDTH * WINDOW_HEIGHT * 4)) == NULL) {
171     perror("Error allocating next_frame!\n");
172     return 1;
173 }
174
175 // Set black background by default
176 memset(framebuffer, 0, WINDOW_WIDTH * WINDOW_HEIGHT * 4);
177 // Load necessary sprites into memory
178 sprite GH_circle_base = load_sprite("sprites/GH-Circle.png");
179 sprite GH_logo = load_sprite("sprites/GH-Logo.png");
180 // Generate the sprites for the notes
181 generated_circles note_circles =
182     generate_circles(GH_circle_base, green_colors, red_colors, yellow_colors,
183                     blue_colors, orange_colors);
184 // Generate the sprites for the indicators to play:
185 green_colors.white = BACKGROUND_COLOR;
186 red_colors.white = BACKGROUND_COLOR;
187 yellow_colors.white = BACKGROUND_COLOR;
188 blue_colors.white = BACKGROUND_COLOR;
189 orange_colors.white = BACKGROUND_COLOR;
190 generated_circles play_circles_released =
191     generate_circles(GH_circle_base, green_colors, red_colors, yellow_colors,
192                     blue_colors, orange_colors);
193 green_colors.white = green_colors.dark_gray;
194 red_colors.white = red_colors.dark_gray;
195 yellow_colors.white = yellow_colors.dark_gray;
196 blue_colors.white = blue_colors.dark_gray;
197 orange_colors.white = orange_colors.dark_gray;
198 generated_circles play_circles_held =
199     generate_circles(GH_circle_base, green_colors, red_colors, yellow_colors,
200                     blue_colors, orange_colors);
201
202 // Set up VGA emulator. Requires libsdl2-dev
203 if (EMULATING_VGA) {
204     if (VGAEmulator_init(&emulator, framebuffer, &controller_state))
205         return 1;
206 } else {
207     // Set up VGA framebuffer connection
```

```

208     if ((vga_framebuffer_fd = open("/dev/vga_FRAMEBUFFER", O_WRONLY)) == -1) {
209         perror("could not open /dev/vga_FRAMEBUFFER\n");
210         return -1;
211     }
212
213     if ((guitar_fd = open("/dev/note_reader", O_RDONLY)) == -1) {
214         perror("could not open /dev/note_reader\n");
215         return -1;
216     }
217
218     if (pthread_create(&fb_update_thread, NULL, &update_FRAMEBUFFER, NULL) != 0) {
219         perror("pthread_create(fb_update_thread) failed\n");
220         return 1;
221     }
222
223     if (pthread_create(&guitar_thread, NULL, update_guitar_state, NULL) != 0) {
224         perror("pthread_create(fb_update_thread) failed\n");
225         return 1;
226     }
227 }
228
229 note_row song_rows[NUM_NOTE_ROWS];
230
231
232 char line[9]; // Buffer to store each line (8 characters + null terminator)
233 FILE *file = fopen("single_note_commaless.txt", "r");
234
235 int i = 0;
236 while (fgets(line, sizeof(line), file) != NULL) {
237     // Remove the newline character if present
238     if (line[strlen(line) - 1] == '\n') {
239         line[strlen(line) - 1] = '\0';
240     }
241     if (strlen(line) == 8) {
242         // printf("note: %s\n", line);
243         note_row note_row;
244         set_note(&note_row, line);
245         song_rows[i++] = note_row;
246     }
247 }
248
249 fclose(file);
250
251 int current_bottom_row_idx = 0, num_note_rows = 100;
252 double current_bottom_row_Y = 0;
253 int note_duration = round((60.0 / SONG_BPM) / NOTES_PER_MEASURE * 1000);
254
255 // The Y coordinate of the middle of the guitar state line
256 int guitar_state_line_Y = WINDOW_HEIGHT - 24;
257 // How many pixels of "margin" (top and bottom) to apply to each note
258 int note_row_veritcal_padding = 12;
259 // THe total height including the 24x24 px sprite and the margin
260 int note_height_px = 24 + 2 * note_row_veritcal_padding;
261 // How many pixels each note row has to move down the screen in one ms
262 double note_row_pixels_per_ms = (double)(note_height_px) / note_duration;
263

```

```

264 printf("----SONG INFORMATION---\n");
265 printf("BPM: %d\n", SONG_BPM);
266 printf("Beat duration: %dms\n", note_duration);
267 printf("Note row pixels/ms: %f\n", note_row_pixels_per_ms);
268
269 // Start menu
270 pthread_mutex_lock(&framebuffer_mutex);
271 draw_sprite(GH_logo, framebuffer, WINDOW_WIDTH / 2, 192);
272
273 fbputs(framebuffer, "Press", 8, 2, palette[WHITE]);
274 fbputs(framebuffer, "Green", 9, 2, palette[GREEN]);
275 fbputs(framebuffer, "To Play", 10, 1, palette[WHITE]);
276
277 pthread_mutex_unlock(&framebuffer_mutex);
278
279 while (1) {
280     // Press green to continue
281     pthread_mutex_unlock(&controller_mutex);
282     if (controller_state.green) {
283         pthread_mutex_unlock(&controller_mutex);
284         break;
285     }
286     pthread_mutex_unlock(&controller_mutex);
287
288     usleep(1000);
289 }
290
291 long long song_start_time = current_time_in_ms();
292 long long last_draw_time = song_start_time;
293 long long last_score_adjust_time = song_start_time;
294
295 // For accuracy calculation
296 int num_strummed = 0, num_hit = 0;
297 double current_accuracy = 0;
298
299 while (1) {
300     // Fresh start
301     memset(next_frame, 0, WINDOW_WIDTH * WINDOW_HEIGHT * 4);
302
303     long long time_delta = current_time_in_ms() - last_draw_time;
304     last_draw_time = current_time_in_ms();
305
306     for (int row_on_screen = 0;
307          row_on_screen < WINDOW_HEIGHT / note_height_px + 1; row_on_screen++) {
308         if (current_bottom_row_idx + row_on_screen >= num_note_rows)
309             break; // We've run out of notes
310
311         note_row row = song_rows[current_bottom_row_idx + row_on_screen];
312
313         int row_y = round(current_bottom_row_Y - note_height_px * row_on_screen);
314
315         if (row.green)
316             draw_sprite(note_circles.green, next_frame, color_cols_x.green, row_y);
317         if (row.red)
318             draw_sprite(note_circles.red, next_frame, color_cols_x.red, row_y);
319         if (row.yellow)

```

```

320         draw_sprite(note_circles.yellow, next_frame, color_cols_x.yellow,
321                         row_y);
322     if (row.blue)
323         draw_sprite(note_circles.blue, next_frame, color_cols_x.blue, row_y);
324     if (row.orange)
325         draw_sprite(note_circles.orange, next_frame, color_cols_x.orange,
326                         row_y);
327 }
328
329 current_bottom_row_Y += note_row_pixels_per_ms * time_delta;
330
331 pthread_mutex_lock(&controller_mutex);
332 if (controller_state.strum) {
333     long long strum_time = current_time_in_ms();
334
335     // Is the bottom note in a playable range, and did we try?
336     if (current_bottom_row_Y <= guitar_state_line_Y + 12 &&
337         current_bottom_row_Y >= guitar_state_line_Y - 12)
338         if (hit_notes(controller_state, song_rows[current_bottom_row_idx])) {
339             // We hit the note!
340             if (strum_time - last_score_adjust_time <= 150) {
341                 // We barely missed the previous note. Undo that
342                 num_strummed--;
343             }
344             current_bottom_row_idx++;
345             current_bottom_row_Y -= (24 + 2 * note_row_veritcal_padding);
346
347             num_strummed++;
348             num_hit++;
349             last_score_adjust_time = current_time_in_ms();
350             goto accuracy_adjust;
351         }
352
353     // We missed
354     if (strum_time - last_score_adjust_time <= 150)
355         // This is the same strum as last time, don't punish them again
356         goto accuracy_adjust;
357
358     num_strummed++;
359     last_score_adjust_time = current_time_in_ms();
360
361 accuracy_adjust:
362     current_accuracy = (num_hit * 100.0) / num_strummed;
363 }
364
365 // Draw the Guitar state line
366 draw_sprite(controller_state.green ? play_circles_held.green
367                         : play_circles_released.green,
368                         next_frame, color_cols_x.green, guitar_state_line_Y);
369 draw_sprite(controller_state.red ? play_circles_held.red
370                         : play_circles_released.red,
371                         next_frame, color_cols_x.red, guitar_state_line_Y);
372 draw_sprite(controller_state.yellow ? play_circles_held.yellow
373                         : play_circles_released.yellow,
374                         next_frame, color_cols_x.yellow, guitar_state_line_Y);
375 draw_sprite(controller_state.blue ? play_circles_held.blue

```

```

376                               : play_circles_released.blue,
377                               next_frame, color_cols_x.blue, guitar_state_line_Y);
378 draw_sprite(controller_state.orange ? play_circles_held.orange
379                               : play_circles_released.orange,
380                               next_frame, color_cols_x.orange, guitar_state_line_Y);
381 pthread_mutex_unlock(&controller_mutex);
382
383 // Score bar
384 memset(next_frame, 0, WINDOW_WIDTH * 4 * 31);
385 char score_line[11];
386 if ((int)round(current_accuracy) < 10)
387     sprintf(score_line, "Score: %d%%", (int)round(current_accuracy));
388 else if ((int)round(current_accuracy) < 100)
389     sprintf(score_line, "Score: %d%%", (int)round(current_accuracy));
390 else
391     // No colon
392     sprintf(score_line, "Score%d%%", (int)round(current_accuracy));
393 fbputs(next_frame, score_line, 0, 0, palette[WHITE]);
394 memset(next_frame + WINDOW_WIDTH * 4 * 31, 255, WINDOW_WIDTH * 4);
395
396 // Is it time to shift the buffer because a note has gone off-screen?
397 if (round(current_bottom_row_Y) >= WINDOW_HEIGHT + 6) {
398     // The bottom row is off screen
399     current_bottom_row_idx++;
400     current_bottom_row_Y -= (24 + 2 * note_row_veritcal_padding);
401     // This counts as a miss
402     num_strummed++;
403     current_accuracy = (num_hit * 100.0) / num_strummed;
404
405     if (current_bottom_row_idx >= num_note_rows + 2) {
406         // We are done with the game
407         break;
408     }
409 }
410
411 // Push next frame to buffer
412 pthread_mutex_lock(&framebuffer_mutex);
413 memcpy(framebuffer, next_frame, WINDOW_WIDTH * WINDOW_HEIGHT * 4);
414 pthread_mutex_unlock(&framebuffer_mutex);
415 }
416
417 // Game ends
418 pthread_mutex_lock(&framebuffer_mutex);
419 memset(framebuffer, 0, WINDOW_WIDTH * WINDOW_HEIGHT * 4);
420
421 char *score_1 = (int)round(current_accuracy) < 100 ? "Score:" : "Score";
422 char score_2[5];
423
424 if ((int)round(current_accuracy) < 10)
425     sprintf(score_2, "%d%%", (int)round(current_accuracy));
426 else if ((int)round(current_accuracy) < 100)
427     sprintf(score_2, "%d%%", (int)round(current_accuracy));
428 else
429     // No colon
430     sprintf(score_2, "%d%%", (int)round(current_accuracy));
431

```

```
432    fbputs(framebuffer, "Final", 0, 2, palette[WHITE]);
433    fbputs(framebuffer, "Accuracy", 1, 0, palette[WHITE]);
434    fbputs(framebuffer, score_1, 2, 0, palette[WHITE]);
435    fbputs(framebuffer, score_2, 2, 6, palette[GREEN]);
436    fbputs(framebuffer, "Thanks", 12, 1, palette[WHITE]);
437    fbputs(framebuffer, "For", 13, 2, palette[WHITE]);
438    fbputs(framebuffer, "Playing!", 14, 0, palette[WHITE]);
439
440 // Try reading a high score
441 FILE *hs_file = fopen("high_score.txt", "r");
442
443 int high_score;
444
445 if (hs_file == NULL) {
446     high_score = 0;
447 } else {
448     fscanf(hs_file, "%d", &high_score);
449     fclose(hs_file);
450 }
451
452 char best_score[11];
453 sprintf(best_score, "Best: %d%%", high_score);
454
455 int your_score = (int)round(current_accuracy);
456
457 if (your_score > high_score) {
458     fbputs(framebuffer, best_score, 6, 0, palette[WHITE]);
459     fbputs(framebuffer, "NewRecord", 7, 0, palette[GREEN]);
460     high_score = your_score;
461 } else
462     fbputs(framebuffer, best_score, 7, 0, palette[WHITE]);
463
464 // Open the file for writing
465 hs_file = fopen("high_score.txt", "w");
466
467 if (hs_file != NULL) {
468     // Write the new high score to the file
469     fprintf(hs_file, "%d", high_score);
470     fclose(hs_file);
471 } else {
472     // Error handling if unable to open file for writing
473     printf("Error: Unable to open high score file for writing.\n");
474 }
475
476 pthread_mutex_unlock(&framebuffer_mutex);
477
478 usleep(150000);
479
480 if (EMULATING_VGA)
481     VGAEmulator_destroy(&emulator);
482 // Clear sprites
483 unload_sprite(GH_circle_base);
484 unload_sprite(GH_logo);
485 unload_sprites(note_circles);
486 unload_sprites(play_circles_released);
487 unload_sprites(play_circles_held);
```

```

488
489     if (EMULATING_VGA)
490         free(framebuffer);
491
492     return 0;
493 }
494

```

## software/generate\_verilog\_colors.py

```

1 """
2 generate_verilog_colors.py
3
4 A development tool that generates Verilog for vga_framebuffer.sv from palette in
5 colors.c
6
7 Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
8 Columbia University CSEE 4840 - Embedded Systems
9 """
10
11 import os
12 import re
13
14 if __name__ == "__main__":
15     game_logic_path = os.path.join(os.path.dirname(
16         os.path.abspath(__file__)), 'colors.c')
17
18     with open(game_logic_path, 'r') as f:
19         lines = f.readlines() # Read all lines from the file
20         for i in range(len(lines)):
21             if "palette[COLOR_COUNT]" in lines[i]:
22                 # Stop reading when you reach the line containing palette[COLOR_COUNT]
23                 break
24
25         palette_start_line = i
26         print("case (pixel_data)")
27
28         # Extract {R, G, B} values from each line
29         for i in range(palette_start_line, len(lines)):
30             # Use regex to find {R, G, B} values
31             match = re.search(
32                 r'\[(\w+)\]\s*=\s*\{(\d+), (\d+), (\d+)\}', lines[i])
33             if match:
34                 color_name = match.group(1)
35                 rgb_values = (int(match.group(2)), int(
36                     match.group(3)), int(match.group(4)))
37                 rgb_values = ['{:02x}'.format(x) for x in rgb_values]
38                 color_index = i - palette_start_line
39                 print(f"  6'd{color_index}: " + "{VGA_R, VGA_G, VGA_B} = " +
40                       f"24'h{rgb_values[0]}{rgb_values[1]}{rgb_values[2]}; //"
41                       f"\n{color_name.capitalize()}")
42
43             print(
44                 "  default: {VGA_R, VGA_G, VGA_B} = 24'hffff; // Default to white")
45             print("endcase")

```

**software/global\_consts.h**

```

1  /* global_consts.h
2  *
3  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4  * Columbia University CSEE 4840 - Embedded Systems
5  */
6
7 #ifndef GLOBAL_CONSTS_H
8 #define GLOBAL_CONSTS_H
9
10 #define WINDOW_WIDTH 150
11 #define WINDOW_HEIGHT 480
12
13 extern int SCREEN_LINE_LENGTH;
14
15 #endif /* GLOBAL_CONSTS_H */
16

```

**software/guitar\_reader.c**

```

1  /* Device driver for the Guitar Hero Guitar
2  *
3  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4  * Columbia University CSEE 4840 - Embedded Systems
5  *
6  * Adapted from code by Stephen A. Edwards, Columbia University
7  * A Platform device implemented using the misc subsystem
8  *
9  *
10 * References:
11 * Linux source: Documentation/driver-model/platform.txt
12 *                 drivers/misc/arm-charlcd.c
13 * http://www.linuxforu.com/tag/linux-device-drivers/
14 * http://free-electrons.com/docs/
15 *
16 * Check code style with
17 * checkpatch.pl --file --no-tree guitar_reader.c
18 */
19
20 #include "guitar_reader.h"
21 #include <linux/errno.h>
22 #include <linux/fs.h>
23 #include <linux/init.h>
24 #include <linux/io.h>
25 #include <linux/kernel.h>
26 #include <linux/miscdevice.h>
27 #include <linux/module.h>
28 #include <linux/of.h>
29 #include <linux/of_address.h>
30 #include <linux/platform_device.h>

```

```
31 #include <linux/slab.h>
32 #include <linux/uaccess.h>
33 #include <linux/version.h>
34
35 #define DRIVER_NAME "note_reader"
36
37 /* Device registers */
38 #define FIRST_CHUNK(x) (x)
39
40 /*
41 * Information about our device
42 */
43 struct guitar_reader_dev {
44     struct resource res;      /* Resource: our registers */
45     void __iomem *virtbase;   /* Where registers can be accessed in memory */
46 } dev;
47
48 /*
49 * Reads the guitar state
50 */
51 int read_guitar_state(void) { return ioread8(dev.virtbase); }
52
53 /*
54 * Handle ioctl() calls from userspace:
55 * Read or write the segments on single digits.
56 * Note extensive error checking of arguments
57 */
58 static long guitar_reader_ioctl(struct file *f, unsigned int cmd,
59                                 unsigned long arg) {
60     // int chunk = write_background();
61     int chunk = read_guitar_state();
62
63     switch (cmd) {
64
65     case GUITAR_READER_READ:
66         if (copy_to_user((void __user *)arg, &chunk, sizeof(int)))
67             return -EACCES;
68         break;
69
70     default:
71         return -EINVAL;
72     }
73
74     return 0;
75 }
76
77 /* The operations our device knows how to do */
78 static const struct file_operations guitar_reader_fops = {
79     .owner = THIS_MODULE,
80     .unlocked_ioctl = guitar_reader_ioctl,
81 };
82
83 /* Information about our device for the "misc" framework -- like a char dev */
84 static struct miscdevice guitar_reader_misc_device = {
85     .minor = MISC_DYNAMIC_MINOR,
86     .name = DRIVER_NAME,
```

```

87     .fops = &guitar_reader_fops,
88 };
89
90 /*
91  * Initialization code: get resources (registers) and display
92  * a welcome message
93 */
94 static int __init guitar_reader_probe(struct platform_device *pdev) {
95     int ret;
96
97     /* Register ourselves as a misc device: creates /dev/guitar_reader */
98     ret = misc_register(&guitar_reader_misc_device);
99
100    /* Get the address of our registers from the device tree */
101   ret = of_address_to_resource(pdev->dev.of_node, 0, &dev.res);
102
103    if (ret) {
104        ret = -ENOENT;
105        goto out_deregister;
106    }
107
108    /* Make sure we can use these registers */
109    if (request_mem_region(dev.res.start, resource_size(&dev.res), DRIVER_NAME) ==
110        NULL) {
111        ret = -EBUSY;
112        goto out_deregister;
113    }
114
115    /* Arrange access to our registers */
116    dev.virtbase = of_iomap(pdev->dev.of_node, 0);
117    if (dev.virtbase == NULL) {
118        ret = -ENOMEM;
119        goto out_release_mem_region;
120    }
121
122    return 0;
123
124 out_release_mem_region:
125     release_mem_region(dev.res.start, resource_size(&dev.res));
126 out_deregister:
127     misc_deregister(&guitar_reader_misc_device);
128     return ret;
129 }
130
131 /* Clean-up code: release resources */
132 static int guitar_reader_remove(struct platform_device *pdev) {
133     iounmap(dev.virtbase);
134     release_mem_region(dev.res.start, resource_size(&dev.res));
135     misc_deregister(&guitar_reader_misc_device);
136     return 0;
137 }
138
139 /* Which "compatible" string(s) to search for in the Device Tree */
140 #ifdef CONFIG_OF
141 static const struct of_device_id guitar_reader_of_match[] = {
142     {.compatible = "csee4840,note_reader-1.0"},
```

```

143 };
144 MODULE_DEVICE_TABLE(of, guitar_reader_of_match);
145 #endif
146
147 /* Information for registering ourselves as a "platform" driver */
148 static struct platform_driver guitar_reader_driver = {
149     .driver =
150     {
151         .name = DRIVER_NAME,
152         .owner = THIS_MODULE,
153         .of_match_table = of_match_ptr(guitar_reader_of_match),
154     },
155     .remove = __exit_p(guitar_reader_remove),
156 };
157
158 /* Called when the module is loaded: set things up */
159 static int __init guitar_reader_init(void) {
160     pr_info(DRIVER_NAME ": init\n");
161     return platform_driver_probe(&guitar_reader_driver, guitar_reader_probe);
162 }
163
164 /* Calball when the module is unloaded: release resources */
165 static void __exit guitar_reader_exit(void) {
166     platform_driver_unregister(&guitar_reader_driver);
167     pr_info(DRIVER_NAME ": exit\n");
168 }
169
170 module_init(guitar_reader_init);
171 module_exit(guitar_reader_exit);
172
173 MODULE_LICENSE("GPL");
174 MODULE_AUTHOR("Dan Ivanovich & Patrick Cronin, Columbia University");
175 MODULE_DESCRIPTION("VGA Framebuffer Driver");
176

```

## software/guitar\_reader.h

```

1  /* guitar_reader.h
2  *
3  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4  * Columbia University CSEE 4840 - Embedded Systems
5  */
6
7 #ifndef _GUITAR_READER_H
8 #define _GUITAR_READER_H
9
10 #include <linux/ioctl.h>
11
12 #define GUITAR_READER_MAGIC 'q'
13
14 /* ioctls and their arguments */
15 #define GUITAR_READER_READ _IOR(GUITAR_READER_MAGIC, 1, int *)
16
17 #endif

```

**software/guitar\_state.c**

```
1  /* guitar_state.c
2  *
3  * Helpers for parsing and managing the state of the guitar
4  *
5  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
6  * Columbia University CSEE 4840 - Embedded Systems
7  */
8
9 #include "guitar_state.h"
10 #include "guitar_reader.h"
11 #include <pthread.h>
12 #include <stdio.h>
13 #include <stdlib.h>
14 #include <string.h>
15 #include <sys/ioctl.h>
16
17 pthread_t keyboard_thread;
18 int RUNNING = 1;
19
20 void init_guitar_state(guitar_state *gs) {
21     gs->green = 0;
22     gs->red = 0;
23     gs->yellow = 0;
24     gs->blue = 0;
25     gs->orange = 0;
26     gs->strum = 0;
27 }
28
29 char *read_note(int guitar_fd) {
30     int arg;
31
32     if (ioctl(guitar_fd, GUITAR_READER_READ, &arg)) {
33         perror("ioctl(GUITAR_READER_READ) failed");
34     }
35
36     // Static buffer to hold the string (two characters + null terminator)
37     static char result_string[3];
38
39     // Convert the integer value to a two-digit hexadecimal string
40     sprintf(result_string, 3, "%02x", arg);
41
42     return result_string;
43 }
44
45 char *hex_to_binary(char hex) {
46     switch (hex) {
47     case '0':
48         return "0000";
49     case '1':
50         return "0001";
51     case '2':
```

```

52     return "0010";
53 case '3':
54     return "0011";
55 case '4':
56     return "0100";
57 case '5':
58     return "0101";
59 case '6':
60     return "0110";
61 case '7':
62     return "0111";
63 case '8':
64     return "1000";
65 case '9':
66     return "1001";
67 case 'a':
68     return "1010";
69 case 'b':
70     return "1011";
71 case 'c':
72     return "1100";
73 case 'd':
74     return "1101";
75 case 'e':
76     return "1110";
77 case 'f':
78     return "1111";
79 default:
80     return NULL;
81 }
82 }
83
84 // Function to convert a hexadecimal string to its binary representation
85 char *hex_string_to_binary(const char *hex_string) {
86     size_t length = strlen(hex_string);
87     size_t binary_length =
88         length * 4; // Each hexadecimal character represents 4 bits
89     char *binary_string =
90         (char *)malloc(binary_length + 1); // +1 for null terminator
91
92     if (binary_string == NULL) {
93         fprintf(stderr, "Memory allocation error\n");
94         return NULL;
95     }
96
97     binary_string[binary_length] = '\0'; // Null terminate the binary string
98
99     for (size_t i = 0; i < length; i++) {
100         char *binary_digit = hex_to_binary(hex_string[i]);
101         if (binary_digit == NULL) {
102             free(binary_string);
103             return NULL;
104         }
105         strcat(binary_string, binary_digit);
106     }
107 }
```

```

108     return binary_string;
109 }
110
111 void set_note_guitar(guitar_state *guitar_state, const char *binary_string) {
112     if (guitar_state == NULL || binary_string == NULL) {
113         return; // Error handling: Ensure note_state and binary_string are not NULL
114     }
115
116     // Convert the binary string to integer values
117     int green = binary_string[7] - '0';
118     int red = binary_string[6] - '0';
119     int yellow = binary_string[5] - '0';
120     int blue = binary_string[4] - '0';
121     int orange = binary_string[3] - '0';
122     int strum = binary_string[2] - '0';
123
124     // Assign the values to the struct fields
125     guitar_state->green = !green;
126     guitar_state->red = !red;
127     guitar_state->yellow = !yellow;
128     guitar_state->blue = !blue;
129     guitar_state->orange = !orange;
130     guitar_state->strum = strum;
131 }
```

## **software/guitar\_state.h**

```

1  /* guitar_state.h
2  *
3  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4  * Columbia University CSEE 4840 - Embedded Systems
5  *
6  * Adapted from code by Stephen A. Edwards, Columbia University
7  */
8
9 #ifndef GUITAR_STATE_H
10 #define GUITAR_STATE_H
11
12 typedef struct {
13     int green;
14     int red;
15     int yellow;
16     int blue;
17     int orange;
18     int strum;
19 } guitar_state;
20
21 void init_guitar_state(guitar_state *gs);
22
23 char *read_note(int guitar_fd);
24 char *hex_to_binary(char hex);
25 char *hex_string_to_binary(const char *hex_string);
26 void set_note_guitar(guitar_state *guitar_state, const char *binary_string);
27 #endif
```

**software/helpers.c**

```

1  /* helpers.c
2  *
3  * Miscellaneous/homeless helper functions
4  *
5  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
6  * Columbia University CSEE 4840 - Embedded Systems
7  */
8
9 #include "helpers.h"
10 #include <stddef.h>
11 #include <sys/time.h>
12
13 long long current_time_in_ms() {
14     struct timeval tv;
15     gettimeofday(&tv, NULL);
16     long long ms =
17         (tv.tv_sec * 1000LL) +
18         (tv.tv_usec /
19          1000); // Convert seconds to ms and add microseconds converted to ms
20     return ms;
21 }
22
23 /* Constructs a properly-formatted writedata packet for the Avalon Bus */
24 uint32_t pixel_writedata(unsigned char pixel_color, int pixel_row,
25                         int pixel_col) {
26     uint32_t pixel_writedata;
27     // Make pixel_color pixel_writedata fits into 6 bits
28     pixel_color &= 0x3F;
29
30     // Make sure pixel_col fits into 8 bits
31     pixel_col &= 0xFF;
32
33     // Make sure pixel_row fits into 9 bits
34     pixel_row &= 0x1FF;
35
36     // Combine the values
37     pixel_writedata = 0;
38     pixel_writedata |= (uint32_t)pixel_color;           // 6 least significant bits
39     pixel_writedata |= ((uint32_t)pixel_col << 6);    // Next 8 bits
40     pixel_writedata |= ((uint32_t)pixel_row << 14);   // Next 9 bits
41
42     return pixel_writedata;
43 }
```

**software/helpers.h**

```

1  /* helpers.h
2  *
3  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
```

```
4 * Columbia University CSEE 4840 - Embedded Systems
5 */
6
7 #ifndef HELPERS_H
8 #define HELPERS_H
9
10 #ifdef __KERNEL__
11 #include <linux/io.h>
12 #else
13 #include <stdint.h>
14 #endif
15
16 long long current_time_in_ms();
17 uint32_t pixel_writedata(unsigned char pixel_color, int pixel_row,
18                           int pixel_col);
19
20#endif /* HELPERS_H */
21
```

**software/high\_score.txt**

80

## **software/single\_note\_commaless.txt**

00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000001  
00000010  
00000010  
00000010  
00000010  
00000010  
00000010  
00000010  
00000010  
00001000  
00001000  
00001000  
00001000  
00001000  
00001000  
00010000  
00010000  
00010000  
00010000  
00010000







```
00000100
00000010
00000010
00000010
00000001
00000000
00000001
00000001
00000001
00000001
```

### **software/song\_data.h**

```
1  /* song_data.h
2  *
3  * Defines key information about the song
4  *
5  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
6  * Columbia University CSEE 4840 - Embedded Systems
7  */
8
9 #ifndef SONG_DATA_H
10 #define SONG_DATA_H
11
12 #define NUM_NOTE_ROWS 300      // Number of note rows in song_data buffer
13 #define SONG_BPM 137          // Barracuda's BPM
14 #define NOTES_PER_MEASURE 1.75 // How many note rows per measure
15
16 // Each of these is a bool: 1 if there's one of these notes in this line
17 typedef struct {
18     int green;
19     int red;
20     int yellow;
21     int blue;
22     int orange;
23 } note_row;
24
25 #endif /* SONG_DATA_H */
```

### **software/sprites.c**

```
1  /* sprites.c
2  *
3  * Methods to handle the loading, drawing, manipulating, and destruction of
4  * sprites
5  *
6  * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
7  * Columbia University CSEE 4840 - Embedded Systems
8  */
9
10 #include "sprites.h"
11 #include "global_consts.h"
12 #include <stdlib.h>
```

```
13 #include <string.h>
14
15 // Adapted from https://gist.github.com/niw/5963798
16 sprite load_sprite(char *filename) {
17     sprite loaded_sprite;
18     FILE *fp = fopen(filename, "rb");
19
20     png_structp png =
21         png_create_read_struct(PNG_LIBPNG_VER_STRING, NULL, NULL, NULL);
22     if (!png) {
23         perror("png_create_read_struct() encountered a fatal error!");
24         exit(EXIT_FAILURE);
25     }
26
27     png_infop info = png_create_info_struct(png);
28     if (!info) {
29         perror("png_create_info_struct() encountered a fatal error!");
30         exit(EXIT_FAILURE);
31     }
32
33     if (setjmp(png_jmpbuf(png))) {
34         perror("setjmp() encountered a fatal error!");
35         exit(EXIT_FAILURE);
36     }
37
38     png_init_io(png, fp);
39
40     png_read_info(png, info);
41
42     loaded_sprite.width = png_get_image_width(png, info);
43     loaded_sprite.height = png_get_image_height(png, info);
44     png_byte color_type = png_get_color_type(png, info);
45     png_byte bit_depth = png_get_bit_depth(png, info);
46
47     if (bit_depth == 16)
48         png_set_strip_16(png);
49
50     if (color_type == PNG_COLOR_TYPE_PALETTE)
51         png_set_palette_to_rgb(png);
52
53     // PNG_COLOR_TYPE_GRAY_ALPHA is always 8 or 16bit depth.
54     if (color_type == PNG_COLOR_TYPE_GRAY && bit_depth < 8)
55         png_set_expand_gray_1_2_4_to_8(png);
56
57     if (png_get_valid(png, info, PNG_INFO_tRNS))
58         png_set_tRNS_to_alpha(png);
59
60     // These color_type don't have an alpha channel then fill it with 0xff.
61     if (color_type == PNG_COLOR_TYPE_RGB || color_type == PNG_COLOR_TYPE_GRAY ||
62         color_type == PNG_COLOR_TYPE_PALETTE)
63         png_set_filler(png, 0xFF, PNG_FILLER_AFTER);
64
65     if (color_type == PNG_COLOR_TYPE_GRAY ||
66         color_type == PNG_COLOR_TYPE_GRAY_ALPHA)
67         png_set_gray_to_rgb(png);
68 }
```

```

69  png_read_update_info(png, info);
70
71  loaded_sprite.B_per_row = png_get_rowbytes(png, info);
72
73  png_bytep *row_pointers =
74      (png_bytep *)malloc(sizeof(png_bytep) * loaded_sprite.height);
75
76  for (int y = 0; y < loaded_sprite.height; y++) {
77      row_pointers[y] = (png_byte *)malloc(loaded_sprite.B_per_row);
78  }
79
80  png_read_image(png, row_pointers);
81
82  loaded_sprite.pixel_buffer =
83      malloc(loaded_sprite.height * loaded_sprite.B_per_row * 4);
84
85  for (int y = 0; y < loaded_sprite.height; y++) {
86      memcpy(loaded_sprite.pixel_buffer + y * loaded_sprite.B_per_row * 4,
87             row_pointers[y], loaded_sprite.B_per_row);
88      free(row_pointers[y]);
89  }
90
91  free(row_pointers);
92
93  fclose(fp);
94  png_destroy_read_struct(&png, &info, NULL);
95
96  return loaded_sprite;
97 }
98
99 sprite deep_copy_sprite(sprite original) {
100    sprite copy;
101
102    copy.pixel_buffer = malloc(original.height * original.B_per_row * 4);
103    if (copy.pixel_buffer == NULL) {
104        // Handle memory allocation error
105        perror("Error allocating memory for pixel buffer");
106        exit(EXIT_FAILURE);
107    }
108
109    // Copy the pixel data
110    memcpy(copy.pixel_buffer, original.pixel_buffer,
111           original.height * original.B_per_row * 4);
112
113    // Copy other fields
114    copy.width = original.width;
115    copy.height = original.height;
116    copy.B_per_row = original.B_per_row;
117
118    return copy;
119 }
120
121 void unload_sprite(sprite loaded_sprite) { free(loaded_sprite.pixel_buffer); }
122 void unload_sprites(generated_circles circles) {
123     unload_sprite(circles.green);
124     unload_sprite(circles.red);

```

```

125     unload_sprite(circles.yellow);
126     unload_sprite(circles.blue);
127     unload_sprite(circles.orange);
128 }
129
130 void sprite_for_each_pixel(sprite loaded_sprite,
131                           void (*fn)(png_bytеп px, int px_row, int px_col)) {
132     for (int y = 0; y < loaded_sprite.height; y++) {
133         for (int x = 0; x < loaded_sprite.width; x++) {
134             png_bytеп px = &(
135                 loaded_sprite.pixel_buffer[y * loaded_sprite.B_per_row * 4 + x * 4]);
136             fn(px, y, x);
137         }
138     }
139 }
140
141 void draw_sprite(sprite loaded_sprite, unsigned char *framebuffer, int screenX,
142                   int screenY) {
143     // Determine the coordinates of the top left corner of the sprite on the
144     // screen
145     int tl[] = {screenX - loaded_sprite.width / 2,
146                 screenY - loaded_sprite.height / 2};
147
148     for (int sprite_row = 0; sprite_row < loaded_sprite.height; sprite_row++) {
149         for (int sprite_col = 0; sprite_col < loaded_sprite.width; sprite_col++) {
150             png_bytеп px = &(
151                 loaded_sprite.pixel_buffer[sprite_row * loaded_sprite.B_per_row * 4 +
152                                         sprite_col * 4]);
153
154             unsigned char R = (unsigned char)px[0], G = (unsigned char)px[1],
155                         B = (unsigned char)px[2];
156
157             if (!pixel_visible(px))
158                 continue;
159
160             // Determine the offset of the framebuffer for this pixel
161             int screen_x = tl[0] + sprite_col;
162             int screen_y = tl[1] + sprite_row;
163
164             if (screen_x < 0 || screen_y < 0)
165                 continue;
166
167             long long framebuffer_offset =
168                 screen_y * SCREEN_LINE_LENGTH + screen_x * 4;
169
170             if (framebuffer_offset < 0 ||
171                 framebuffer_offset >= WINDOW_WIDTH * WINDOW_HEIGHT * 4 ||
172                 screen_x < 0 || screen_x >= WINDOW_WIDTH || screen_y < 0 ||
173                 screen_y >= WINDOW_HEIGHT)
174                 continue;
175
176             // printf("Drawing (R: %d, G: %d, B: %d) at screen coords (%d, %d), png "
177             // "coords (%d, %d)\n",
178             // R, G, B, screen_x, screen_y, sprite_col, sprite_row);
179
180             // Set R, G, B

```

```

181     (framebuffer + framebuffer_offset)[2] = R;
182     (framebuffer + framebuffer_offset)[1] = G;
183     (framebuffer + framebuffer_offset)[0] = B;
184 }
185 }
186 }
187
188 // Modifies in-place, so the return is only needed to condense generate_circles
189 sprite color_circle(sprite circle_base, circle_colors colors) {
190     for (int y = 0; y < circle_base.height; y++) {
191         for (int x = 0; x < circle_base.width; x++) {
192             png_bytep px =
193                 &(circle_base.pixel_buffer[y * circle_base.B_per_row * 4 + x * 4]);
194
195             int pixel_avg = average_pixel(px);
196             RGB pixel_color;
197
198             if (WHITE_THRESHOLD - COLOR_SELECTION_RANGE <= pixel_avg &&
199                 pixel_avg <= WHITE_THRESHOLD + COLOR_SELECTION_RANGE)
200                 pixel_color = colors.white;
201             else if (DARK_GRAY_THRESHOLD - COLOR_SELECTION_RANGE <= pixel_avg &&
202                     pixel_avg <= DARK_GRAY_THRESHOLD + COLOR_SELECTION_RANGE)
203                 pixel_color = colors.dark_gray;
204             else if (MIDDLE_GRAY_THRESHOLD - COLOR_SELECTION_RANGE <= pixel_avg &&
205                     pixel_avg <= MIDDLE_GRAY_THRESHOLD + COLOR_SELECTION_RANGE)
206                 pixel_color = colors.middle_gray;
207             else if (LIGHT_GRAY_THRESHOLD - COLOR_SELECTION_RANGE <= pixel_avg &&
208                     pixel_avg <= LIGHT_GRAY_THRESHOLD + COLOR_SELECTION_RANGE)
209                 pixel_color = colors.light_gray;
210             else
211                 continue; // We will not modify this pixel
212
213             // Update pixel color from template
214             px[0] = pixel_color.R;
215             px[1] = pixel_color.G;
216             px[2] = pixel_color.B;
217             px[3] = 255;
218         }
219     }
220
221     return circle_base;
222 }
223
224 generated_circles
225 generate_circles(sprite circle_base, circle_colors green_colors,
226                   circle_colors red_colors, circle_colors yellow_colors,
227                   circle_colors blue_colors, circle_colors orange_colors) {
228     generated_circles circles;
229
230     // Make deep copies of the original circle sprite for each color & converts
231     circles.green = color_circle(deep_copy_sprite(circle_base), green_colors);
232     circles.red = color_circle(deep_copy_sprite(circle_base), red_colors);
233     circles.yellow = color_circle(deep_copy_sprite(circle_base), yellow_colors);
234     circles.blue = color_circle(deep_copy_sprite(circle_base), blue_colors);
235     circles.orange = color_circle(deep_copy_sprite(circle_base), orange_colors);
236 }
```

```

237     return circles;
238 }
239
240 int average_pixel(png_bytеп px) { return (px[0] + px[1] + px[2]) / 3; }
241
242 int pixel_visible(png_bytеп px) {
243     return px[3] >= 127; // Our VGA doesn't support transparency anyways
244 }
245
246 // For debugging purposes
247 void print_pixel_data(png_bytеп px, int px_row, int px_col) {
248     printf("Got pixel: row %d, col %d = RGBA(%3d, %3d, %3d, %3d)\n", px_row,
249            px_col, px[0], px[1], px[2], px[3]);
250 }
251

```

## software/sprites.h

```

1  /* sprites.h
2   *
3   * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4   * Columbia University CSEE 4840 - Embedded Systems
5   */
6
7 #ifndef SPRITES_H
8 #define SPRITES_
9 #include "colors.h"
10 #include <png.h>
11
12 typedef struct {
13     char *filename;
14     unsigned char *pixel_buffer;
15
16     int width;
17     int height;
18     int B_per_row;
19 } sprite;
20
21 typedef struct {
22     sprite green;
23     sprite red;
24     sprite yellow;
25     sprite blue;
26     sprite orange;
27 } generated_circles;
28
29 #define DARK_GRAY_THRESHOLD 70
30 #define MIDDLE_GRAY_THRESHOLD 125
31 #define LIGHT_GRAY_THRESHOLD 180
32 #define WHITE_THRESHOLD 255
33 #define COLOR_SELECTION_RANGE 5
34
35 // The RGB values to replace the colors with. Key:
36 // white: replaces (WHITE_THRESHOLD, WHITE_THRESHOLD, WHITE_THRESHOLD) +/--
37 // COLOR_SELECTION_RANGE light_gray: replaces (LIGHT_GRAY_THRESHOLD,

```

```

38 // LIGHT_GRAY_THRESHOLD, LIGHT_GRAY_THRESHOLD) +/- COLOR_SELECTION_RANGE
39 // middle_gray: replaces (MIDDLE_GRAY_THRESHOLD, MIDDLE_GRAY_THRESHOLD,
40 // MIDDLE_GRAY_THRESHOLD) +/- COLOR_SELECTION_RANGE dark_gray: replaces
41 // (DARK_GRAY_THRESHOLD, DARK_GRAY_THRESHOLD, DARK_GRAY_THRESHOLD) +/--
42 // COLOR_SELECTION_RANGE This assumes you're providing a grayscale image and
43 // uses average_pixel(). Design your base correctly!
44 typedef struct {
45     RGB white;
46     RGB light_gray;
47     RGB middle_gray;
48     RGB dark_gray;
49 } circle_colors;
50
51 // Load a sprite from a filename
52 sprite load_sprite(char *filename);
53 // Free remaining memory
54 void unload_sprite(sprite loaded_sprite);
55 void unload_sprites(generated_circles circles);
56
57 void sprite_for_each_pixel(sprite loaded_sprite,
58                         void (*fn)(png_bytеп px, int px_row, int px_col));
59
60 // Draws the loaded_sprite centered around screenX and screenY
61 // Considers the top left corner of the screen (0, 0);
62 void draw_sprite(sprite loaded_sprite, unsigned char *framebuffer, int screenX,
63 int screenY);
64
65 // Performs a deep copy of the given sprite. Does NOT copy the filename
66 sprite deep_copy_sprite(sprite original);
67
68 // Returns the average of the RGB values
69 int average_pixel(png_bytеп px);
70 // Returns 1 if the pixel Alpha is high enough to be visible on our VGA
71 int pixel_visible(png_bytеп px);
72
73 void print_pixel_data(png_bytеп px, int px_row, int px_col);
74
75 // Uses the template information in the base circle to generate the colored
76 // sprites
77 generated_circles
78 generate_circles(sprite circle_base, circle_colors green_colors,
79 circle_colors red_colors, circle_colors yellow_colors,
80 circle_colors blue_colors, circle_colors orange_colors);
81
82 #endif /* SPRITES_H */

```

## software/vga\_emulator.c

```

1 /* vga_emulator.c
2 *
3 * Defines and controls a custom VGA emulation system.
4 * This also emulates the guitar via keyboard.
5 *
6 * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
7 * Columbia University CSEE 4840 - Embedded Systems

```

```

8  */
9
10 #include "vga_emulator.h"
11 #include "global_consts.h"
12 #include "guitar_state.h"
13 #include <SDL2/SDL_events.h>
14 #include <unistd.h>
15
16 extern int SCREEN_LINE_LENGTH;
17
18 void *render(void *args) {
19     VGAEmulator *emulator = (VGAEmulator *)args;
20     SDL_Surface *surface = emulator->surface;
21     unsigned char *framebuffer = emulator->framebuffer;
22
23     while (emulator->running) {
24         for (int y = 0; y < WINDOW_HEIGHT; ++y) {
25             for (int x = 0; x < WINDOW_WIDTH; ++x) {
26                 unsigned char *pixel = framebuffer + (y * WINDOW_WIDTH + x) * 4;
27
28                 Uint8 r = pixel[2];
29                 Uint8 g = pixel[1];
30                 Uint8 b = pixel[0];
31
32                 Uint32 color = SDL_MapRGB(surface->format, r, g, b);
33                 SDL_Rect pixel_rect = {x, y, 1, 1};
34
35                 SDL_FillRect(surface, &pixel_rect, color);
36             }
37         }
38         SDL_UpdateWindowSurface(emulator->window);
39         usleep(16667); // 60 Hz refresh rate
40     }
41     return NULL;
42 }
43
44 void *handle_events(void *args) {
45     VGAEmulator *emulator = (VGAEmulator *)args;
46     SDL_Event event;
47     while (1) {
48         while (emulator->running && SDL_PollEvent(&event)) {
49             if (event.type == SDL_QUIT) {
50                 VGAEmulator_destroy(emulator);
51                 return NULL;
52             } else if (event.type == SDL_KEYDOWN || event.type == SDL_KEYUP) {
53                 int new_value = event.type == SDL_KEYDOWN;
54                 switch (event.key.keysym.sym) {
55                     case SDLK_1:
56                         emulator->gs->green = new_value;
57                         break;
58                     case SDLK_2:
59                         emulator->gs->red = new_value;
60                         break;
61                     case SDLK_3:
62                         emulator->gs->yellow = new_value;
63                         break;
64                 }
65             }
66         }
67     }
68 }
```

```

64     case SDLK_4:
65         emulator->gs->blue = new_value;
66         break;
67     case SDLK_5:
68         emulator->gs->orange = new_value;
69         break;
70     case SDLK_SPACE:
71         emulator->gs->strum = new_value;
72         break;
73     }
74   }
75 }
76 }
77 }
78
79 int VGAEmulator_init(VGAEmulator *emulator, unsigned char *framebuffer,
80                      guitar_state *gs) {
81 // Initialize SDL
82 if (SDL_Init(SDL_INIT_VIDEO) < 0) {
83   printf("SDL could not initialize! SDL_Error: %s\n", SDL_GetError());
84   return 1;
85 }
86
87 // Create window
88 emulator->window = SDL_CreateWindow("VGA Emulator", SDL_WINDOWPOS_UNDEFINED,
89                                     SDL_WINDOWPOS_UNDEFINED, WINDOW_WIDTH,
90                                     WINDOW_HEIGHT, SDL_WINDOW_SHOWN);
91 if (emulator->window == NULL) {
92   printf("Window could not be created! SDL_Error: %s\n", SDL_GetError());
93   exit(1);
94 }
95
96 // Get the window's surface
97 emulator->surface = SDL_GetWindowSurface(emulator->window);
98
99 emulator->framebuffer = framebuffer;
100 emulator->running = 1;
101 emulator->gs = gs;
102
103 if (pthread_create(&emulator->render_thread, NULL, render, emulator) != 0) {
104   printf("Error creating render thread\n");
105   return 2;
106 }
107
108 if (pthread_create(&emulator->event_thread, NULL, handle_events, emulator) !=
109     0) {
110   printf("Error creating event handling thread\n");
111   return 2;
112 }
113
114 return 0;
115 }
116
117 void VGAEmulator_destroy(VGAEmulator *emulator) {
118   emulator->running = 0;
119 }
```

```

120 // Wait for the threads to finish
121 pthread_join(emulator->render_thread, NULL);
122 pthread_join(emulator->event_thread, NULL);
123
124 // Clean up SDL resources
125 SDL_DestroyWindow(emulator->window);
126 SDL_Quit();
127 }
128

```

### software/vga\_emulator.h

```

1 /* vga_emulator.h
2 *
3 * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4 * Columbia University CSEE 4840 - Embedded Systems
5 */
6
7 #ifndef VGA_EMULATOR_H
8 #define VGA_EMULATOR_H
9
10 #include "guitar_state.h"
11 #include <SDL2/SDL.h>
12 #include <pthread.h>
13
14 typedef struct {
15     SDL_Window *window;
16     SDL_Surface *surface;
17     guitar_state *gs;
18     pthread_t render_thread;
19     pthread_t event_thread;
20     int running;
21     unsigned char *framebuffer;
22 } VGAEmulator;
23
24 // Initialize the VGA emulator
25 int VGAEmulator_init(VGAEmulator *emulator, unsigned char *framebuffer,
26                       guitar_state *gs);
27
28 // Destroy the VGA emulator
29 void VGAEmulator_destroy(VGAEmulator *emulator);
30
31 #endif /* VGA_EMULATOR_H */
32

```

### software/vga\_framebuffer.c

```

1 /* Device driver for the Guitar Hero Guitar
2 *
3 * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4 * Columbia University CSEE 4840 - Embedded Systems
5 *
6 * Adapted from code by Stephen A. Edwards, Columbia University

```

```
7 * A Platform device implemented using the misc subsystem
8 *
9 * References:
10 * Linux source: Documentation/driver-model/platform.txt
11 *                 drivers/misc/arm-charlcd.c
12 * http://www.linuxforu.com/tag/linux-device-drivers/
13 * http://free-electrons.com/docs/
14 *
15 * "make" to build
16 * insmod vga_FRAMEBUFFER.ko
17 *
18 * Check code style with
19 * checkpatch.pl --file --no-tree vga_FRAMEBUFFER.c
20 */
21
22 #include "vga_FRAMEBUFFER.h"
23 #include "colors.h"
24 #include "global_consts.h"
25 #include <linux/errno.h>
26 #include <linux/fs.h>
27 #include <linux/init.h>
28 #include <linux/io.h>
29 #include <linux/kernel.h>
30 #include <linux/miscdevice.h>
31 #include <linux/module.h>
32 #include <linux/of.h>
33 #include <linux/of_address.h>
34 #include <linux/platform_device.h>
35 #include <linux/slab.h>
36 #include <linux/uaccess.h>
37 #include <linux/version.h>
38
39 #define DRIVER_NAME "vga_FRAMEBUFFER"
40
41 /* Device registers */
42 #define FIRST_CHUNK(x) (x)
43
44 /*
45 * Information about our device
46 */
47 struct framebuffer_dev {
48     struct resource res;      /* Resource: our registers */
49     void __iomem *virtbase; /* Where registers can be accessed in memory */
50 } dev;
51
52 /*
53 * Write segments of a single digit
54 * Assumes digit is in range and the device information has been set up
55 */
56 static void write_background(uint32_t writedata) {
57     iowrite32(writedata, FIRST_CHUNK(dev.virtbase));
58 }
59
60 /*
61 * Handle ioctl() calls from userspace:
62 * Read or write the segments on single digits.
```

```

63 * Note extensive error checking of arguments
64 */
65 static long vga_framebuffer_ioctl(struct file *f, unsigned int cmd,
66                                     unsigned long arg) {
67     vga_framebuffer_arg_t vfba;
68
69     switch (cmd) {
70     case VGA_FRAMEBUFFER_UPDATE:
71         if (copy_from_user(&vfba, (vga_framebuffer_arg_t *)arg,
72                           sizeof(vga_framebuffer_arg_t)))
73             return -EACCES;
74         write_background(vfba.pixel_writedata);
75         break;
76
77     default:
78         return -EINVAL;
79     }
80
81     return 0;
82 }
83
84 /* The operations our device knows how to do */
85 static const struct file_operations vga_framebuffer_fops = {
86     .owner = THIS_MODULE,
87     .unlocked_ioctl = vga_framebuffer_ioctl,
88 };
89
90 /* Information about our device for the "misc" framework -- like a char dev */
91 static struct miscdevice vga_framebuffer_misc_device = {
92     .minor = MISC_DYNAMIC_MINOR,
93     .name = DRIVER_NAME,
94     .fops = &vga_framebuffer_fops,
95 };
96
97 /*
98  * Initialization code: get resources (registers) and display
99  * a welcome message
100 */
101 static int __init vga_framebuffer_probe(struct platform_device *pdev) {
102     int ret;
103
104     /* Register ourselves as a misc device: creates /dev/vga_framebuffer */
105     ret = misc_register(&vga_framebuffer_misc_device);
106
107     /* Get the address of our registers from the device tree */
108     ret = of_address_to_resource(pdev->dev.of_node, 0, &dev.res);
109     if (ret) {
110         ret = -ENOENT;
111         goto out_deregister;
112     }
113
114     /* Make sure we can use these registers */
115     if (request_mem_region(dev.res.start, resource_size(&dev.res), DRIVER_NAME) ==
116         NULL) {
117         ret = -EBUSY;
118         goto out_deregister;

```

```

119 }
120
121 /* Arrange access to our registers */
122 dev.virtbase = of_iomap(pdev->dev.of_node, 0);
123 if (dev.virtbase == NULL) {
124     ret = -ENOMEM;
125     goto out_release_mem_region;
126 }
127
128 return 0;
129
130 out_release_mem_region:
131     release_mem_region(dev.res.start, resource_size(&dev.res));
132 out_deregister:
133     misc_deregister(&vga_framebuffer_misc_device);
134     return ret;
135 }
136
137 /* Clean-up code: release resources */
138 static int vga_framebuffer_remove(struct platform_device *pdev) {
139     iounmap(dev.virtbase);
140     release_mem_region(dev.res.start, resource_size(&dev.res));
141     misc_deregister(&vga_framebuffer_misc_device);
142     return 0;
143 }
144
145 /* Which "compatible" string(s) to search for in the Device Tree */
146 #ifdef CONFIG_OF
147 static const struct of_device_id vga_framebuffer_of_match[] = {
148     {.compatible = "csee4840,vga_framebuffer-1.0"},  

149     {}  

150 };
151 MODULE_DEVICE_TABLE(of, vga_framebuffer_of_match);
152 #endif
153
154 /* Information for registering ourselves as a "platform" driver */
155 static struct platform_driver vga_framebuffer_driver = {
156     .driver =
157     {
158         .name = DRIVER_NAME,
159         .owner = THIS_MODULE,
160         .of_match_table = of_match_ptr(vga_framebuffer_of_match),
161     },
162     .remove = __exit_p(vga_framebuffer_remove),
163 };
164
165 /* Called when the module is loaded: set things up */
166 static int __init vga_framebuffer_init(void) {
167     pr_info(DRIVER_NAME ": init\n");
168     return platform_driver_probe(&vga_framebuffer_driver, vga_framebuffer_probe);
169 }
170
171 /* Calball when the module is unloaded: release resources */
172 static void __exit vga_framebuffer_exit(void) {
173     platform_driver_unregister(&vga_framebuffer_driver);
174     pr_info(DRIVER_NAME ": exit\n");

```

```
175 }
176
177 module_init(vga_framebuffer_init);
178 module_exit(vga_framebuffer_exit);
179
180 MODULE_LICENSE("GPL");
181 MODULE_AUTHOR("Dan Ivanovich & Patrick Cronin, Columbia University");
182 MODULE_DESCRIPTION("VGA Framebuffer Driver");
183
```

## software/vga\_framebuffer.h

```
1 /* vga_framebuffer.h
2 *
3 * Patrick Cronin, Dan Ivanovich, & Kiryl Beliauski
4 * Columbia University CSEE 4840 - Embedded Systems
5 *
6 * Adapted from code by Stephen A. Edwards, Columbia University
7 */
8
9 #ifndef _VGA_FRAMEBUFFER_H
10 #define _VGA_FRAMEBUFFER_H
11
12 #include <linux/ioctl.h>
13 #ifdef __KERNEL__
14 #include <linux/io.h>
15 #else
16 #include <stdint.h>
17 #endif
18
19 typedef struct {
20     uint32_t pixel_writedata;
21 } vga_framebuffer_arg_t;
22
23 #define VGA_FRAMEBUFFER_MAGIC 'q'
24
25 /* ioctls and their arguments */
26 #define VGA_FRAMEBUFFER_UPDATE \
27     _IOW(VGA_FRAMEBUFFER_MAGIC, 1, vga_framebuffer_arg_t *)
28
29 #endif
30
```