Realtime Sound Localization

Matheu Campbell, Elvis Wang, Peiran Wang, Dawn Yoo

Project Objectives



System Block Diagram (single-axis system, duplicated for dual-axis)



System Block Diagram (single-axis system, duplicated for dual-axis)



Visual Diagram









Single-axis System SCK WS GND VCC GND VCC SCK WS L/R SCK WS L/R SCK WS L/R SCK WS L/R MIC1 MIC2 MIC3 MIC4 SD VCC GND SD VCC GND SD VCC GND SD VCC GND

SD2

SD1





```
if (clk_cnt > 0 && clk_cnt < 25) begin // Left channel, 24-bit dept, MSB first
    left1 <= {left1[22:0], SD1};
    left2 <= {left2[22:0], SD2};
    left3 <= {left3[22:0], SD3};
    left4 <= {left4[22:0], SD4};
end else if (clk_cnt > 32 && clk_cnt < 57) begin // Right channel
    right1 <= {right1[22:0], SD1};
    right2 <= {right2[22:0], SD2};
    right3 <= {right3[22:0], SD3};
    right4 <= {right3[22:0], SD4};
end</pre>
```

case (state) IDLE: begin if (go_SCK) state <= WRITE;</pre> state <= IDLE;</pre> WRITE:begin if (clk_cnt == 57) begin ram1_in <= left1[23:8];</pre> // Discard the lesast 8 bits ram2_in <= right1[23:8];</pre> ram3 in <= left2[23:8];</pre> ram4_in <= right2[23:8];</pre> ram5_in <= left3[23:8];</pre> ram6_in <= right3[23:8];</pre> ram7_in <= left4[23:8];</pre> ram8_in <= right4[23:8];</pre> wrreq <= 1'd1;</pre> wr_addr <= wr_addr + 11'd1; // Start with address 0</pre> end else if (clk_cnt == 58) begin wrreq <= 1'd0;</pre> if (wr_addr == 10'd1023) state <= READ;</pre> state <= WRITE;</pre> READ: begin wr_addr <= 11'd2047; if (go_SCK) begin state <= WRITE;</pre> end else begin state <= READ;</pre>



FFT with RAM- Implementation

Input: raw data input, read address of fft RAM Output: FFT RAM results, read request, ready signal Quartus IP core: FFT IP core, RAM IP core

module fft_wrapper(
input logic clk,							
<pre>input logic rst_n,</pre>	// Active low						
input logic go,	// Reset FSM						
input logic ready,	// Raw data RAMs ready to be read						
<pre>input logic [13:0]data_in,</pre>	// Raw data input						
input logic [9:0]rd_addr_fft,	// Read address of fft RAMs						
output logic fftdone,	// fft wrapper output ready						
output logic rdreq,	// Read request						
output logic [27:0]ram_q	<pre>// fft results from fft RAM</pre>						
Ϋ́•							

FFT – Algorithm

```
always @(posedge clk) begin
        if (~rst_n) begin
                 count = 10'd1;
                 sink valid <= 1'd0;</pre>
                 sink_eop <= 1'd0;</pre>
                 sink_sop <= 1'd0;</pre>
                 sor <= 1'd0;
        end else begin
                 count <= count + 1'b1;</pre>
                 if (count == 10'd0) begin
                          sink_eop <= 0;
                          sink_sop <= 1;</pre>
                          sink_valid <= 1;</pre>
                 end else if(count == 10'd1) begin
                          sink_sop <= 0;</pre>
                 end else if (count == 10'd1021) begin
                          sor <= 1;
                 end else if (count == 10'd1022) begin
                          sor <= 0;
                 end else if (count == 10'd1023) begin
                          sink_eop <= 1;</pre>
                 end
        end
```

Control signals to ensure we are using 1024-point data streaming FFT

eop : end of packet sop : start of packet sor : start of raw data





RAM – Algorithm

```
always @(posedge clk) begin
        if (~rst_n) begin
                 wr_addr <= 10'd0;
                 state_wr_addr <= VACANT;</pre>
        end else begin
                  case (state_wr_addr)
                          VACANT: begin
                                   wr_addr <= 10'd0;
                                   if (source_eop)
                                            state_wr_addr <= START;</pre>
                                   else
                                            state_wr_addr <= VACANT;</pre>
                          end
                          START: begin
                                   wr_addr <= wr_addr + 10'd1;</pre>
                          end
                          default: state_wr_addr <= VACANT;</pre>
                 endcase
        end
```

Control signals for FFT RAM VACANT: wait until source_eop is high START: wr_addr signal stream for FFT RAM



FFT with RAM- Algorithm



IDLE: wait for ready signals (RAM/FFT) READ: read data out of RAM (FIFO) WRITE: write FFT results to RAM at source_eop READY: get ready to read new data

FFT with RAM- Waveform Simulation



Frequency Detection – Implementation freqdetect.sv

Input: Full FFT output for one channel **Output:** Index of the FFT bin corresponding to the frequency of highest magnitude* **Algorithm:** Iterate through all bins, updating maxbin when |signal|² exceeds the running max

```
module freqdetect(
```

```
input logic clk,
input logic reset, // Reset key is 0
```

output logic [9:0] ramaddr, // Address to read from RAM output logic [9:0] maxbin // Index of max bin

```
// 50 MHz, 20 ns
```

- input logic fftdone, // Set high upon FFT block finishing
- input logic [27:0] ramq, // Output port of channel 1 FFT RAM
- output logic detectdone, // Set high when iteration is complete

*except extremely low frequency/DC components

Frequency Detection – Simulation

/freqweight_tb/dut1/dk /freqweight_tb/dut1/reset /freqweight_tb/dut1/fftdone /freqweight_tb/dut1/ramq /freqweight tb/dut1/detectdone /freqweight_tb/dut1/ramaddr /freqweight_tb/dut1/maxbin /freqweight_tb/dut1/state /freqweight_tb/dut1/ramaddr_rv /freqweight_tb/dut1/real_c /freqweight_tb/dut1/imag_c /freqweight_tb/dut1/cursqmag /freqweight_tb/dut1/maxsqmag



fftdone signal triggers beginning of iteration

Frequency Detection - Simulation

Maxbin updated when cursqmag > maxqsqmag

/freqweight_tb/dut1/dk /freqweight_tb/dut1/reset /freqweight_tb/dut1/fftdone /freqweight_tb/dut1/ramq /freqweight_tb/dut1/detectdone /freqweight_tb/dut1/ramaddr /freqweight_tb/dut1/maxbin /freqweight_tb/dut1/state /freqweight_tb/dut1/ramaddr_rv /freqweight_tb/dut1/real_c /freqweight_tb/dut1/imag_c /freqweight_tb/dut1/cursqmag /freqweight_tb/dut1/maxsqmag

St1	
St0	
St0	
00000000000101	0(0)000)000)000)000)111)111.
0	
0000010001	<u> </u>
2	2 (39 (40) 41) 42 (43
readone	
1000100000	(011) 111) 000) 100) 010) 110) 001)
5	20 27 15 36 75 134 -291 6
-1	1 ⁴ 11 38 22 57 158 -302 6
26	<u>5 6 (850 (1669) 1780 (8874) 42920) 175 (93</u>
1028	1028 (1669 (1780 (8874 (42920 (175885

DOA Estimation



Spectrogram for test data corresponding to 75 degree DOA

Algorithm

Compute the values in this spectrogram sequentially, storing the direction of peak magnitude. When all directions have been processed, the direction corresponding to the maximum is taken as the DOA.

Computing the spatial PSD

$$|\mathrm{array}\ \mathrm{output}_j|^2 = |\sum_{i=0}^3 \mathrm{FFT}_i \cdot D_{ij}|^2$$
 for the j^{th} direction, mics labeled 0 through 3

Delay matrix **D** is stored in ROM which is preloaded at compile-time. Multiplications are performed by dedicated IP blocks.

When complete, the 7-segment displays are updated with the newly estimated DOA.

Relevant Files: weightblock.sv, angdisplay.sv, realmult.v, compmult.v, delay_ROM.v

Weightblock FSM



Weightblock Simulation



Module iterates through all directions (bnum), updating doa as larger array outputs are calculated

👍 /freqweight_tb/dut2/done	0								
💶 🔩 /freqweight_tb/dut2/bnum	17	31	32	33	34	(35	36		
📻 🔩 /freqweight_tb/dut2/doa	-45	-45			75				
💶 🔩 /freqweight_tb/dut2/disp2	0111111	01111	1					1	111111
💶 🔩 /freqweight_tb/dut2/disp1	0111111	01111	1					1	111000
💶 🔩 /freqweight_tb/dut2/disp0	0111111	01111	1)(0	010010
💠 /freqweight_tb/dut2/state	memread		כוכוכווכוו	ומכוכונ	ומכוכונו	ananan	ממממנומו)) со	mplete

When done iterating, the state becomes complete, done signal goes high, and the displays are set to the correct values (75 for this set of test data)

FPGA Implementation of a Bartlett Direction of Arrival Algorithm for a 5.8GHz Circular Antenna Array

A new direction-of-arrival estimation method using automotive radar sensor arrays

Minimum Variance Distortionless Response