## **EECS 4340: Computer Hardware Design Unit 3: Design Building Blocks**



#### **Prof. Simha Sethumadhavan**

DRAM Illustrations from Memory Systems by Jacob, Ng, Wang

Columbia University

## **Hardware Building Blocks I: Logic**



- **Math units** 
	- **Simple fixed point, floating point arithmetic units**
	- **Complex trigonometric or exponentiation units**



- **Decoders** 
	- **N input wires**
	- **M output wires, M > N**



- **Encoders** 
	- **N input wires**
	- **M output wires, M < N, e.g., first one detector**

## **Designware Components**

- **dwbb\_quickref.pdf (on courseworks)** 
	- **Do not distribute**

## **Hardware Building Blocks II: Memory**





- **Simple Register: Flop/latch groups**
- **Random Access Memory** 
	- **Data = RAM[Index]**
	- **Parameters: Depth, Width, Portage**
- **Content Addressable Memory** 
	- **Index = CAM [Data]**
	- **Parameters: Depth, Width, Portage**
	- **Operations supported (Partial Search, R/W)**



- **Queues** 
	- **Data = FIFO[oldest] or Data = LIFO[youngest]**

# **Building Blocks III : Communication**



- **Broadcast (Busses)** 
	- **Message is sent to all clients**
	- **Only one poster at any time**
	- **Does not scale to large number of nodes**



- **Point-to-Point (Networks)** 
	- **Message is sent to one node**
	- **Higher aggregate bandwidth**
	- **De rigueur in hardware design**

## **Building Blocks IV: Controllers**



- **Pipeline controllers** 
	- **Manages flow of data through pipeline regs**
	- **Synthesized as random logic**



- **Synchronizer** 
	- **Chips have multiple clock domains**
	- **Handle data xfer between clock domains**



- **Memory, I/O controllers** 
	- **Fairly complex blocks, e.g., DRAM controller**
	- **Often procured as Soft-IP blocks**

## **Rest of this Unit**

**More depth:** 

- **Pipelining/Pipeline Controllers**
- **SRAM**
- **DRAM**
- **Network on Chip**

#### **Pipelining Basics**

Clock Frequency =  $1/(t_{comb} + t_{clock} + t_{overhead})$ 









Clock Frequency =  $1/(N*t_{comb} + t_{clock} + t_{overhead})$ 

Computer Hardware Design

Columbia University

Consider:



#### How should you orchestrate access to the shared resource?

Computer Hardware Design

Columbia University

Consider:



Strategy1: GLOBAL STALL

Global Stall



Global Stall



Consider:



Strategy 2: PIPELINED STALL



#### **Pros: Fast!**

Cons: Area

• One cycle delay for stalls => one additional latch per stage!

• More complex arbitration











Consider:



#### Strategy 3: OVERFLOW BUFFERS AT THE END



#### **Pros: Very fast, useful when pipelines are self-throttling**

#### Cons:

- Area!
- Complex arbitration logic at the arb.

#### **Generic Pipeline Module**



Computer Architecture Lab

Columbia University

## **Introduction to Memories**

- **Von-neumann model** 
	- **"Instructions are data"**



- **Memories are primary determiners of performance** 
	- **Bandwidth**
	- **Latency**

## **Memory Hierarchies**

• **Invented to ameliorate some memory system issues** 



• **A fantastic example of how architectures can address technology limitations** 

## **Types of Memories**



## **Memory**



Computer Hardware Design

Columbia University

# **D Latch**

- **When CLK = 1, latch is transparent** 
	- **D flows through to Q like a buffer**
- **When CLK = 0, the latch is opaque** 
	- **Q holds its old value independent of D**
- **a.k.a. transparent latch or level-sensitive latch**



## **D Latch Design**

• **Multiplexer chooses D or old Q** 



## **D Latch Operation**



# **D Flip-flop**

- **When CLK rises, D is copied to Q**
- **At all other times, Q holds its value**
- **a.k.a. positive edge-triggered flip-flop, master-slave flip-flop**



## **D Flip-flop Design**

• **Built from master and slave D latches** 



### **D Flip-flop Operation**



## **Enable**

#### • **Enable: ignore clock when en = 0**

• **Mux: increase latch D-Q delay** 

Symbol Multiplexer Design





# **Reset**

• **Force output low when reset asserted** 

φ

• **Synchronous vs. asynchronous** 



φ

## **Building Small Memories**

- **We have done this already**
- **Latch vs Flip Flop tradeoffs** 
	- **Count number of transistors**
	- **Examine this tradeoff in your next homework**

## **SRAMs**

- **Operations** 
	- **Reading/Writing**
- **Interfacing SRAMs into your design** 
	- **Synthesis**

#### **SRAM Abstract View**



## **SRAM Implementation**



#### **Bistable CMOS**



## **The "6T" - SRAM CELL**



- **6T SRAM Cell** 
	- **Used in most commercial chips**
	- **Data stored in cross-coupled inverters**
- **Read:** 
	- **Precharge BL, BLB (Bit LINE, Bit LINE BAR)**
	- **Raise WL (Wordline)**
- **Write:** 
	- **Drive data onto BIT, BLB**
	- **Raise WL**
# **SRAM Read**

- **Precharge both bitlines high**
- **Then turn on wordline**
- **One of the two bitlines will be pulled down by the cell**

• 
$$
Ex: A = 0, A_b = 1
$$

- **bit discharges, bit\_b stays high**
- **But A bumps up slightly**
- **Read stability** 
	- **A must not flip**





# **SRAM Write**

- **Drive one bitline high, the other low**
- **Then turn on wordline**
- **Bitlines overpower cell with new value**
- **Ex:**  $A = 0$ ,  $A \underline{b} = 1$ , bit = 1, bit  $\underline{b} = 0$ 
	- **Force A\_b low, then A rises high**
- **Writability** 
	- **Must overpower feedback inverter**
	- **N2 >> P1**





Columbia University 38

# **SRAM Sizing**

- **High bitlines must not overpower inverters during reads**
- **But low bitlines must write new value into cell**



# **Decoders**

- **n:2n decoder consists of 2n n-input AND gates** 
	- **One needed for each row of memory**
- **Naïve decoding requires large fan-in AND gates** 
	- **Also gates must be pitch matched with SRAM logic**



#### **Large Decoders**

- **For n > 4, NAND gates become slow** 
	- **Break large gates into multiple smaller gates**



# **Predecoding**

- **Many of these gates are redundant** 
	- **Factor out common gates into predecoder**
	- **Saves area**



# **Timing**

- **Read timing** 
	- **Clock to address delay**
	- **Row decode time**
	- **Row address driver time**
	- **Bitline sense time**
	- **Setup time to capture data on to latch**
- **Write timing** 
	- **Usually faster because bit lines are actively driven**

# **Drawbacks of Monolithic SRAMS**

- **As number of SRAM cells increases, the number of transistors increase, increasing the total capacitance and therefore the resulting delay and power increase**
- **Increasing number of cells results in physical lengthening of the SRAM array, increasing the wordline wire length and the wiring capacitance**
- **More power in the bitlines is wasted each cycle because more and more columns are activated by a single word line even though a subset of these columns are activated.**

# **Banking SRAMs**

- **Split the large array into small subarrays or banks**
- **Tradeoffs** 
	- **Additional area overhead for sensing and peripheral circuits**
	- **Better speed**
- **Divided wordline Architecture** 
	- **Predecoding**
	- **Global wordline decoding**
	- **Local wordline decoding**
- **Additional optimization divided bitlines**

# **Multiple Ports**

- **We have considered single-ported SRAM** 
	- **One read or one write on each cycle**
- **Multiported SRAM are needed in several cases Examples:** 
	- **Multicycle MIPS must read two sources or write a result on some cycles**
	- **Pipelined MIPS must read two sources and write a third result each cycle**
	- **Superscalar MIPS must read and write many sources and results each cycle**

# **Dual-Ported SRAM**

- **Simple dual-ported SRAM** 
	- **Two independent single-ended reads**
	- **Or one differential write**



- **Do two reads and one write by time multiplexing** 
	- **Read during ph1, write during ph2**

# **Multi-Ported SRAM**

- **Adding more access transistors hurts read stability**
- **Multiported SRAM isolates reads from state node**
- **Single-ended bitlines save area**



#### **Microarchitectural Alternatives**

• **Banking** 



• **Replication** 



Computer Hardware Design

Columbia University

# **In this class**

- **Step 1: Try to use SRAM macros** 
	- **/proj/castl/development/synopsys/SAED\_EDK90nm/Memories/ doc/databook/Memories\_Rev1\_6\_2009\_11\_30.pdf**
	- **Please do not e-mail, distribute or post online**
- **Step 2: Build small memories (1K bits) using flip-flops**
- **Step 3: Use memory compiler for larger non-standard sizes (instructions provided before project)**

#### **DRAM Reference**



Reference Chapters:

Chapter 8 (353 – 376) Chapter 10 (409 - 424) Chapter 11 (425 - 456

Or listen to lectures and take notes

### **DRAM: Basic Storage Cell**



## **DRAM Cell Implementations**

Trench





Stacked

Computer Hardware Design

Columbia University

## **DRAM Cell Implementations**





# **DRAM Array**



Computer Hardware Design

Columbia University

#### **Bitlines with Sense Amps**



#### **Read Operation**



Computer Hardware Design

Columbia University

# **Timing of Reads**



# **Timing of Writes**



#### **DRAM System Organization**



#### **SDRAM Device Internals**



Computer Hardware Design

## **More Nomenclature**



one row spanning multiple DRAM devices

#### **Example Address Mapping**



# **Command and Data Movement**



# **Timing: Row Access Command**



# **Timing: Column-Read Command**



#### **Protocols: Column-Write Command**



# **Timing: Row Precharge Command**



# **One Read Cycle**



# **One Write Cycle**



# **Common Values for DDR2/DDR3**

For more information refer to Micron or Samsung Datasheets. Uploaded to class website.



#### SOURCE:

Krishna T. Malladi, Benjamin C. Lee, Frank A. Nothaft, Christos Kozyrakis, Karthika Periyathambi, and Mark Horowitz. 2012. Towards energyproportional datacenter memory with mobile DRAM. SIGARCH Comput. Archit. News 40, 3 (June 2012), 37-48. DOI=10.1145/2366231.2337164 http://doi.acm.org/10.1145/2366231.2337164

# **Multiple Command Timing**

Computer Hardware Design
### **Consecutive Rds to Same Rank**



#### **Consecutive Rds: Same Bank, Diff Row**



Computer Hardware Design

Worst Case

#### **Consecutive Rds: Same Bank, Diff Row**



Computer Hardware Design

#### **Consecutive Rd's to Diff Banks w/ Conflict**

w/o command reordering



#### **Consecutive Rd's to Diff Banks w/ Conflict**

w/ command reordering



## **Consecutive Col Rds to Diff Ranks**



Columbia University

### **Consecutive Col-WRs to Diff Ranks**



## **On your Own**

Computer Hardware Design

Columbia University

## **Consecutive WR Reqs: Bank Conflicts**



#### **WR Req. Following Rd. Req: Open Banks**



#### **RD following WR: Same Rank, Open Banks**



#### **RD Following WR to Diff Ranks, Open Banks**



## **Current Profile of DRAM Read Cycle**



## **Current Profile of 2 DRAM RD Cycles**



## **Putting it all together: System View**



## **In Modern Systems**



**Ivy Bridge-DT** 



**Sandy Bridge-DT** 





Image SRC wikipedia.org

Computer Hardware Design

Columbia University

# **Bandwidth and Capacity**

- **Total System Capacity** 
	- **# memory controllers \***
	- **# memory channels per memory controller \***
	- **# dimms per channel \***
	- **# ranks on dimm \***
	- **# drams per rank holding data**
- **Total System Bandwidth** 
	- **# memory controllers \***
	- **# memory channels per memory controller \***
	- **Bit rate of dimm \***
	- **Width of data from dimm**

## **A6 Die Photo**





Chart by The Mac Observer from AnandTech Data

# **In class Design Exercise**

• **Design the Instruction Issue Logic for a Out-of-order Processor.** 

# **Summary**

- **Unit 1: Scaling, Design Process, Economics**
- **Unit 2: System Verilog for Design**
- **Unit 3: Design Building Blocks** 
	- **Logic (Basic Units)**
	- **Memory (SRAM, DRAM)**
	- **Communication (Busses, Network-on-Chips)**
- **Next Unit** 
	- **Design Validation**